

Preliminary Specification □Final Product Specification

Customer :_____

Approved by	Notes

SHANGHAI TIANMA Confirmed :

Prepared by	Checked by	Approved by

This technical specification is subjected to change without notice

The information contained herein is the exclusive property of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation.



Table of Contents

Cov	/ersheet	1
Tab	le of Contents	2
Red	cord of Revision	3
1	General Specifications	4
2	Input/Output Terminals	5
3	Absolute Maximum Ratings	8
4	Electrical Characteristics	9
5	Timing Chart	11
6	Optical Characteristics	. 18
6	Environmental / Reliability Tests	. 21
7	Mechanical Drawing	. 22
8	Packing Drawing	. 23
9	Precautions for Use of LCD Modules	. 24



Record of Revision

Rev	Issued Date	Description	Editor
1.0	2011-08-02	Preliminary Specification Release	Longping.Deng



1 General Specifications

	Feature	Spec	
	Size	2.83 inch	
	Resolution	240(RGB) x 320	
	Interface	RGB 18 bits + 3 SPI	
	Color Depth	262K	
	Technology Type	a-Si	
Display Spec.	Pixel Pitch (mm)	0.180 x 0.180	
	Pixel Configuration	R.G.B. Vertical Stripe	
	Display Mode	TM with Normally White	
	Surface Treatment(Up Polarizer)	Clear type (3H)	
	Viewing Direction	6 o'clock	
	Gray Scale Inversion Direction	12 o'clock	
	LCM (W x H x D) (mm)	52.90 x 71.70 x 4.20	
	Active Area(mm)	43.20x 57.60	
Mechanical Characteristics	With /Without TSP	With TSP	
	Weight (g)	39.0	
	LED Numbers	4 LEDs	
Electronic	Driver IC	HX8347-G	

- Note 1: Viewing direction for best image quality is different from TFT definition, there is a 180 degree shift.
- Note 2: Requirements on Environmental Protection: Q/S0002
- Note 3: LCM weight tolerance : +/- 5%



2 Input/Output Terminals

TFT LCD Panel

Recommended connector: HIROSE FH23-61S-0.3SHW

No	Symbol	I/O	Description	Remarks
1	DEN	I	Data enable	Note1
2	DCLK	I	Data sampling clock signal	
3	/RST	I	RESET(low active)	
4	Y1	I	Touch panel Y(6 clock side)	
5	GND	Р	Ground	Note1
6	NC	N	No connection	
7	NC	N	No connection	
8	GND	Р	Ground	
9	NC	N	No connection	
10	NC	N	No connection	
11	NC	Ν	No connection	
12	NC	Ν	No connection	
13	GND	Р	Ground	
14	X1	I	Touch panel X(left side)	
15	NC	N	No connection	
16	NC	Ν	No connection	
17	NC	N	No connection	
18	NC	N	No connection	
19	GND	Р	Ground	
20	VDD	Р	Power supply of digital	
21	VDD	Р	Power supply of digital	
22	NC	N	No connection	
23	NC	Ν	No connection	
24	Y2	I	Touch panel Y(12 clock side)	
25	GND	Р	Ground	
26	NC	N	No connection	
27	X2	I	Touch panel X(right side)	
28	VDD	Р	Power supply of digital	
29	PD17	I	Red data bit R5	
30	PD16	I	Red data bit R4	
31	PD15	I	Red data bit R3	

\sim	OLIAN	CHAL		
32	PD14	GHAI	TIANMA MICRO-ELECTRONICS Red data bit R2	TM028HBH31 V1.0
33	PD13		Red data bit R1	
34	PD12		Red data bit R0	
35	PD12		Green data bit G5	
36	PD10		Green data bit G4	
37	PD9	· ·	Green data bit G3	
38	PD8	I	Green data bit G2	
39	PD7	I	Green data bit G1	
40	PD6	1	Green data bit G0	
41	PD5	I	Blue data bit B5	
42	PD4	I	Blue data bit B4	
43	PD3	I	Blue data bit B3	
44	PD2	I	Blue data bit B2	
45	PD1	I	Blue data bit B1	
46	PD0	I	Blue data bit B0	
47	NC	N	No connection	
48	/CS	I	SPI chip select	
49	SCL	I	SPI clock	
50	SDI	I	SPI serial data input	
51	SDO	0	SPI serial data output	Note1
52	HSYNC	I	Horizontal sync signal	
53	GND	Р	Ground	
54	NC	N	No connection	
55	NC	N	No connection	
56	VSYNC	I	Vertical sync signal	
57	LED+	Р	LED anode	
58	LED+	Р	LED anode	
59	LED-	Р	LED cathode	
60	LED-	Р	LED cathode	
61	NC	Ν	No connection	

Note1: I/O definition.

I---Input, O---Output, P--- Power/Ground, N--- No connection



TM028HBH31 V1.0

NOLE	3-1.							
	Mode	R(5:0)	G(5:0)	B(5:0)	HSYNC	VSYNC	DEN	DCLK
18 Bit RGB	SYNC mode	R(5:0)	G(5:0)	B(5:0)	HSYNC	VSYNC	Floating	DCLK
RGB	DE mode	R(5:0)	G(5:0)	B(5:0)	Pull high	Pull high	DEN	DCLK



3 Absolute Maximum Ratings

GND=0V, Ta = 25°C

Item	Symbol	Min	Max	Unit	Remark
Logic Supply Voltage	VDD	-0.3	4.6	V	
Input Signal Voltage	DEN,DCLK, /RST,PD0~PD17, /CS,SCL,SDI, HSYNC, VSYNC,	-0.3	VDD +0.3	V	
Touch Panel Pin Voltage	X1,X2,Y1,Y2		7.0	V	
Back Light Forward Current	I _{LED}		25.0	mA	For each LED
Operating Temperature	T _{OPR}	-20	70	°C	
Storage Temperature	T _{STG}	-30	80	°C	



GND=0V, Ta=25℃

4 Electrical Characteristics

4.1 Driving TFT LCD Panel

ltem		Symbol	Min	Тур	Max	Unit	Remark	
Logic Su	pply Voltage	VDD	2.3	2.8	3.3	V		
Input	Low Level	VIL	0	-	0.3xVDD	V	DEN,DCLK, /RST, PD0~PD17,/CS,SCL,	
Signal Voltage	High Level	VIH	0.7xVDD	-	VDD	V	SDI, HSYNC, VSYNC,	
Output	Low Level	Vol	0	-	0.3xVDD	V	202	
Signal Voltage	High Level	Vон	0.7xVDD	-	-	V	SDO	
Power Consumption (Panel+ LSI)		Black Mode (60Hz)	-	15.4	-	mW		
		Standby Mode	-	70.0	-	μW		
		Sleeping Mode	-	196.0	-	μW		

4.2 Driving Backlight

g						Ta=25 ℃
Item	Symbol	Min	Тур	Мах	Unit	Remark
Forward Current	I _F	-	15.0	25	mA	
Forward Voltage	V _F	11.6	12.8	13.6	V	Note 1,2,3,4
Power Consumption	W _{BL}	-	192	-	mW	


Note 1: The LED driving condition is defined for each LED module (4 LED Serial).

Input Voltage = 3.2 V x 4 = 12.8 V

Note 2: $W_{BL} = I_{LED1} \times V_{LED1} + I_{LED2} \times V_{LED2} + I_{LED3} \times V_{LED3} + I_{LED4} \times V_{LED4}$


Note 3: The minimum life of LED is 20,000 hours, which is defined that the brightness becomes 50% of the original value under standard condition.

Note 4: The LED driving condition is defined for each LED module.





4.3 Block Diagram






5 Timing Chart

5.1 RGB 18bit interface

5.1.1 RGB 18bit Data Input Format



(GND=0V, Ta=25℃)



TM028HBH31 V1.0

ltem	Symbol Condition			Spec.				
item	Symbol	Condition	Min. Typ.		Max.	Unit		
Vertical Timing		$\sim \sim \sim$						
Vertical cycle period	T _{VP}	<u> </u>	324	326	452	HS		
Vertical low pulse width	T _{VS1}	\sim \cdot \sim	<u>2</u>	2	-	HS		
Vertical front porch		<u>A</u> (U)	2	2	6	HS		
Vertical back porch	TVBP		2	4	126	HS		
Vertical blanking period	TVBL	TVBP + TVPP	4	6	132	HS		
	2107	\sim	-		-	HS		
Vertical active area	VDISP	\bigcirc	-	320	-	HS		
	\sim (())		-		-	HS		
Vertical refresh rate	TVRR	Frame rate	50	60	80	Hz		
Horizontal Timing	$\langle \rangle$)						
Horizontal cycle period	THE	-	244	252	1008	DOTCLK		
Horizontal low pulse width	T _{HS}	-	2	2	256	DOTCLK		
Horizontal front porch	T _{HEP}	-	2	4	256	DOTCLK		
Horizontal back porch	T _{HBP}	-	2	8	256	DOTCLK		
Horizontal blanking period	T _{HBL}	T _{HBP} + T _{HFP}	4	12	256	DOTCLK		
Horizontal active area	T _{HDISP}	-	-	240	-	DOTCLK		
Pixel clock cycle TVRR=60Hz	f _{CLKCYC}	-	3.9	-	16.6	MHz		


Note: (1) IOVCC=1.65 to 3.3V, VCI=2.3 to 3.3V, VSSA=VSSD=0V, T_A=-30 to 70°C (to +85°C no damage)

(2) Data lines can be set to "High" or "Low" during blanking time - Don't care.

(3) HP is multiples of DOTCLK.

(4)16.6MHz is using at below condition: 324(Hs)x1008(DOTCLK)x50(Hz)


5.1.2 RGB 18bit Input Timing Wave



(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, Ta = -30 to 70° C)


Item	Symbol	Condition	Spec.			Unit
Rem	Symbol	Condition	Min.	Тур.	Max.	Unit
Pixel low pulse width	T _{CLKLT}	- <	(15)	- ^	-	ns
Pixel high pulse width	T _{CLKHT}	- 6	15	~	-	ns
Vertical Sync. set-up time	T _{VSST}	- 🔊 ((J∕№5		- \	ns
Vertical Sync. hold time	T _{VSSHT}	-())-	15		リー	ns
Horizontal Sync. set-up time	T _{HSST}	- ~ / ~	15		-	ns
Horizontal Sync. hold time	T _{VSSHT}		15	\sim	-	ns
Data Enable set-up time	TDEST	$\langle \langle \cdot \rangle \rangle$		7 -	-	ns
Data Enable hold time	T _{DEHT}		15	-	-	ns
Data set-up time	T _{DST}	(O) - (O)	15	-	-	ns
Data hold time	Трит	- M	15	-	-	ns
Phase difference of sync signal falling edge	Inv		0	-	240	Dotclk

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.






5.2.1 3-Wire Serial Communication Data Format(ID=1)



5.2.2 3-Wire Serial Communication AC Timing






ParameterSymbolConditionsSpec.UnitSerial clock cycle (Write)tSCYCW33SCL "H" pulse width (Write)tSHWSCL10SCL "L" pulse width (Write)tSLWSCL10Data setup time (Write)tSDSSDIO10Data hold time (Write)tSDHSCL10Serial clock cycle (Read)tSCYCRSCL10ScL "H" pulse width (Read)tSLRSCL60SCL "L" pulse width (Read)tSLRSDI for maximum60Access TimetACCSDI for maximum10-50nsOutput disable timetOHCL=30pF10-50ns		(V33A-0V,	10000 = 1.650 to 3.30, 001-	2.50 10		A	70 C)
Serial clock cycle (Write) SCL "H" pulse width (Write)tSCYCW tSHW tSLW33 SCL- - - - -Data setup time (Write) Data setup time (Write)tSDS tSDHSDIO10 -Data setup time (Write) Serial clock cycle (Read) SCL "L" pulse width (Read)tSCYCR tSCYCR tSLRSDIO10 -Serial clock cycle (Read) SCL "L" pulse width (Read) tSLRtSCYCR tSLRSDIO- - -Access TimetACCSDI for maximum CL=30pF For minimum CL=8pF10 -50ns	Parameter	Symbol	Conditions		Spec.		
SCL "H" pulse width (Write)tSHW tSLWSCL10-nsSCL "L" pulse width (Write)tSLW10nsData setup time (Write)tSDS tSDHSDIO10nsData hold time (Write)tSDHSDIO10nsSerial clock cycle (Read)tSCYCR tSHRSCL150SCL "H" pulse width (Read)tSLRSCL60SCL "L" pulse width (Read)tSLRSDI for maximum CL=30pF10-50nsAccess TimetACCSDI for maximum For minimum CL=8pF10-50ns	Farameter	Symbol	Conditions	Min.	Тур.	Max.	onne
SCL "L" pulse width (Write)tSLW10-Data setup time (Write)tSDS tSDHSDIO10Data hold time (Write)tSDHSDIO10Serial clock cycle (Read)tSCYCR tSHR150SCL "H" pulse width (Read)tSLR60SCL "L" pulse width (Read)tSLRSDI for maximum CL=30pF10Access TimetACCCL=30pF For minimum CL=8pF10-50ns	Serial clock cycle (Write)	tSCYCW		33 🤇	Ţ	-	
Data setup time (Write)tSDS tSDHSDIO10nsData hold time (Write)tSDHSDIO10nsSerial clock cycle (Read)tSCYCR tSHR150SCL "H" pulse width (Read)tSLR60nsSCL "L" pulse width (Read)tSLR60nsAccess TimetACCSDI for maximum CL=30pF10-50nsSDO For maximumSDO For maximum10-50ns	SCL "H" pulse width (Write)	tSHW	SCL	10		-	ns
Data hold time (Write)tSDHSDIO10nsSerial clock cycle (Read)tSCYCR150SCL "H" pulse width (Read)tSHRSCL60SCL "L" pulse width (Read)tSLR60nsAccess TimetACCSDI for maximum10-50nsFor minimum CL=8pFSDO For maximum10-50ns	SCL "L" pulse width (Write)	tSLW	(S)	(10)) 🗸	-	
Data hold time (Write)tSDH10Serial clock cycle (Read)tSCYCR150SCL "H" pulse width (Read)tSHRSCL60SCL "L" pulse width (Read)tSLR60nsAccess TimetACCSDI for maximum10-50nsFor minimum CL=8pFSDO For maximum10-50ns	Data setup time (Write)	tSDS	SDIO	10	-	-	ne
SCL "H" pulse width (Read) tSHR tSLR SCL 60 - - ns SCL "L" pulse width (Read) tSLR SDI for maximum 60 - - - ns Access Time tACC SDI for maximum CL=30pF 10 - 50 ns SDO For maximum SDO For maximum SDO For maximum - - - -	Data hold time (Write)	tSDH	3010	10	- '	-	115
SCL "L" pulse width (Read) tSLR 60 - Access Time tACC SDI for maximum CL=30pF 10 - 50 ns For minimum CL=8pF SDO For maximum - 50 ns	Serial clock cycle (Read)	tSCYCR		150	-	-	
Access Time tACC SDI for maximum CL=30pF 10 - 50 ns For minimum CL=8pF	SCL "H" pulse width (Read)	tSHR	SCL	60	-	-	ns
Access Time tACC CL=30pF 10 - 50 ns For minimum CL=8pF SDO For maximum	SCL "L" pulse width (Read)	tSLR		60	-	-	
For minimum CL=8pF SDO For maximum		(C)					
SDO For maximum	Access Time	tACC		10	-	50	ns
Output disable time tOHCL=30pE 15 - 50 ns		1					
	Output disable time	tOH		15	-	50	ns
For minimum CL=8pF		5 5					
SCL to Chip select / tSCC SCL, NCS 20 ns					-	-	ns
NCS "H" pulse width CHW NCS 40 ns			NCS		-	-	ns
Chip select setup time tCSS NCS 15 ns			NCS		-	-	ns
Chip select hold time tCSH 15 IIS	Chip select hold time	tCSH		15	-	-	113

(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, T_=-30 to 70° C)

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.




Output Signal Slope :0.2*IOVCC

5.3 POWER ON/OFF SEQUENCE

5.3.1 Power on sequence






Power ON flow

5.3.2 Power off sequence

Power OFF flow





6 Optical Characteristics

6.1 Optical Specification

· ·						Ta=25 ℃		
Item	1	Symbol	Condition	MIN	TYP	MAX	Unit	Remark
View Angles Contrast Ratio		θΤ		50	60	-	Degree	Note 0
		θΒ	- CR≧10	30	40	-		
		θL		50	60	-		Note 2
		θR		50	60	-		
		CR	θ=0°	200	350	-		Note1,3
Response Tim		T _{ON}	25℃		25	40	ma Notat	
Response nin	le	T _{OFF}	25 ℃	-	25	40	ms	Note1,4
	White	x		0.240	0.290	0.340		
	Red	у		0.260	0.310	0.360		
		x		0.434	0.584	0.534		
Chromaticity	Reu	у	Backlight is	0.268	0.318	0.368		Note1,5
Chromaticity	Green	x	on	0.285	0.335	0.385		Note 1,5
	Blue y	у	- - -	0.532	0.582	0.632	-	
		x		0.093	0.143	0.193		
		у		0.047	0.097	0.147		
Uniformity		U		75	80	-	%	Note1,6
NTSC				-	55	-	%	Note 5
Luminance(TSP)		L		150	200	-	cd/m ²	Note1,7


Test Conditions:

- 1. The ambient temperature is 25° C. And one LED current is 15mA,
- 2. The test systems refer to Note 1 and Note 2.



Note 1: Definition of optical measurement system.


The optical characteristics should be measured in dark room. After 5 minutes operation, the optical properties are measured at the center point of the LCD screen. All input terminals LCD panel must be ground when measuring the center area of the panel.



Item	Photo detector	Field	
Contrast Ratio			
Luminance	SR-3A	1°	
Chromaticity	5K-3A		
Lum Uniformity			
Response Time	BM-7A	2°	

Note 2: Definition of viewing angle range and measurement system.

viewing angle is measured at the center point of the LCD by CONOSCOPE(ergo-80).





 $Contrast ratio (CR) = \frac{Luminance measured when LCD is on the "White" state}{Luminance measured when LCD is on the "Black" state}$ "White state ":The state is that the LCD should driven by Vwhite.


"Black state": The state is that the LCD should driven by Vblack.

Vwhite: To be determined Vblack: To be determined.

The information contained herein is the exclusive property of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation.

Note 4: Definition of Response time

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time (TON) is the time between photo detector output intensity changed from 90% to 10%. And fall time (TOFF) is the time between photo detector output intensity changed from 10% to 90%.



Note 5: Definition of color chromaticity (CIE1931)


Color coordinates measured at center point of LCD.

Note 6: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity(U) = Lmin/ Lmax

L-----Active area length W----- Active area width



Lmax: The measured maximum luminance of all measurement position.

Lmin: The measured minimum luminance of all measurement position.

Note 7: Definition of Luminance :

Measure the luminance of white state at center point.

The information contained herein is the exclusive property of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation.




6 Environmental / Reliability Tests

No	Test Item	Condition	Remarks		
1	High Temperature Operation	Ts=+60℃, 240hrs	Note1 IEC60068-2-1:2007,GB2423.2-2008		
2	Low Temperature Operation	Ta=-20℃, 240hrs	IEC60068-2-1:2007 GB2423.1-2008		
3	High Temperature Storage	Ta=+70℃, 240hrs	IEC60068-2-1:2007 GB2423.2-2008		
4	Low Temperature Storage	Ta=-30℃, 240hrs	IEC60068-2-1:2007 GB2423.1-2008		
5	High Temperature & High Humidity Storage	+60℃, 90% RH max,240 hours	Note2 IEC60068-2-78 :2001 GB/T2423.3—2006		
6	Thermal Shock (Non-operation)	-30℃ 30 min~+70℃ 30 min, Change time:5min, 20 Cycle	Start with cold temperature, End with high temperature, IEC60068-2-14:1984,GB2423.22-2002		
7	Electro Static Discharge (Operation)	C=150pF, R=330Ω [,] 5points/panel Air:± 8KV, 5times; Contact:± 4KV, 5 times; (Environment: 15℃~35℃, 30%~60%, 86Kpa~106Kpa)	IEC61000-4-2:2001 GB/T17626.2-2006		
8	Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 1 hours for each direction of X.Y.Z.(3 hours for total)	IEC60068-2-6:1982 GB/T2423.10—1995		
9	Shock (Non-operation)	60G 6ms, $\pm X$, $\pm Y$, $\pm Z$ 3times for each direction	IEC60068-2-27:1987 GB/T2423.5—1995		
10	Package Drop Test	Height:80 cm, 1 corner, 3 edges, 6 surfaces	IEC60068-2-32:1990 GB/T2423.8—1995		

Note1: Ts is the temperature of panel's surface.

Note2: Ta is the ambient temperature of sample.


7 Mechanical Drawing





8 Packing Drawing

No	Item	Model(Material)	Quantity	Remark			
1	LCM	TM028HBH15	52.90x71.70x4.20	0.039	360		
2	Tray	PET(Transmit)	485.0x330.0x12.0	0.165	21/360	Anti-static	
3	EPE	EPE	485.0X330.0X5.0	0.039	6/360		
4	Dust-Proof Bag	PE	700.0x545.0	0.051	1/360		
5	Box	Corrugated Paper	520.0x345.0x74.0	0.783	3/360		
6	Carton	Corrugated Paper	544.0x365.0x250.0	1.030	1/360		
7	Total Weight (Kg)	21.169Kg(+-5%)					





9 Precautions for Use of LCD Modules

9.1 Handling Precautions

- 9.1.1 The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- 9.1.2 If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.
- 9.1.3 Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- 9.1.4 The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- 9.1.5 If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:
 - Isopropyl alcohol
 - Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- Water
- Ketone
- Aromatic solvents
- 9.1.6 Do not attempt to disassemble the LCD Module.
- 9.1.7 If the logic circuit power is off, do not apply the input signals.
- 9.1.8 To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
 - 9.1.8.1 Be sure to ground the body when handling the LCD Modules.
 - 9.1.8.2 Tools required for assembly, such as soldering irons, must be properly ground.
 - 9.1.8.3 To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
 - 9.1.8.4 The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

9.2 Storage precautions

- 9.2.1 When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.
- 9.2.2 The LCD modules should be stored under the storage temperature range. If the LCD modules will be stored for a long time, the recommend condition is:

Temperature : 0° C $\sim 40^{\circ}$ C Relatively humidity: $\leq 80\%$

9.2.3 The LCD modules should be stored in the room without acid, alkali and harmful gas.

9.3 Transportation Precautions:

The LCD modules should be no falling and violent shocking during transportation, and also should avoid excessive press, water, damp and sunshine.

The information contained herein is the exclusive property of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SHANGHAI TIANMA MICRO-ELECTRONICS Corporation.