

MODEL	NO.	:	TM190MFS01

2011/03/22 **ISSUED DATE:**

VERSION 1.2

□ Preliminary Specification **■Final Product Specification**

•	<u>ن</u>	<u>u</u>	<u>S</u>	t	<u>0</u>	ľ	<u> </u>	1	<u>e</u>	<u>r</u>	<u>:</u>	

Approved by	Notes

SHANGHAI AVIC Confirmed:

Prapared by	Checked by	Approved by
Wei Zhang	Hyuan Chen	Anfernee Du

This technical specification is subjected to change without notice





Q/S1016-2011


TABLE OF CONTENTS

TABLE OF CONTENTS	2
RECORD OF REVISION	3
1. OUTLINE	4
1.1 STRUCTURE AND PRINCIPLE	4
1.2 APPLICATIONS	4
1.3 FEATURES	4
2. GENERAL SPECIFICATIONS	5
3. ABSOLUTE MAXIMUM RATINGS	6
4. BLOCK DIAGRAM	7
5. MECHANICAL SPECIFICATIONS	8
6. ELECTRICAL CHARACTERISTICS	g
7. CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	10
7.1 LVDS	10
7.2 CONNECTION BETWEEN RECEIVER AND TRANSMITTER FOR LVDS	11
8. DISPLAY COLORS AND INPUT DATA SIGNALS	12
9. INTERFACE TIMING	13
9.1 TIMING CHARACTERISTICS	13
9.2 INPUT SIGNAL TIMING CHART	14
9.3 PIXEL DATA ALIGNMENT OF DISPLAY IMAGE	15
9.4. POWER SUPPLY VOLTAGE SEQUENCE	16
10. OPTICS	18
11. MARKINGS	22
11.1 PRODUCT LABEL	22
11.2 PACKING	23
11.3 INSPECTION RECORD SHEET	23
11.4 TRANSPORTATION	23
11.5 SIZE AND WEIGHT FOR PACKING BOX	23
11.6 OUTLINE FIGURE FOR PACKING (For reference)	24
12. PRECAUTIONS	
12.1 ASSEMBLY AND HANDLING PRECAUTIONS	25
12.2 OTHER	
13. OUTDRAWING	26



RECORD OF REVISION

Rev	Issued Date	Description	Editor
1.0	2011-03-16	Preliminary Release	Wei Zhang
1.1	2011-03-22	Final Product Specification first release	Wei Zhang
1.2	2011-08-22	Modify the ABSOLUTE MAXIMUM RATINGS	Wei Zhang







1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

TM190MFS01 open cell is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array. The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a color-filter glass substrate.

Color (Red, Green, Blue) data signals from a host system (e.g. PC, signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays. The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.

1.2 APPLICATIONS

Monitor for PC

1.3 FEATURES


- a-Si TFT active matrix
- LVDS interface
- R.G.B input 8bit, 16.7 millions colors (6bit+Hi-FRC)
- Resolution WXGA+ (1,440× 900 pixels)
- Wide viewing angle 85°/85° (L/R); 80°/80° (U/D)
- High contrast ratio 1000 :1
- Fast response time (Ton+ Toff= 5 ms)





2. GENERAL SPECIFICATIONS

Display area	408.24 (H) × 255.15 (V) mm (typ.)
Diagonal size of display	48.0 cm (19.0 inches)
Drive system	a-Si TFT active matrix
Display color	16.7 M colors (6bit+ Hi-FRC)
Pixel	1,440 (H) × 900(V) pixels
Pixel arrangement	RGB vertical stripe
Pixel pitch	0.2835 (H) × 0.2835 (V) mm
Signal system	LVDS 2port
Power supply voltage	LCD panel signal processing board: 5.0V





Q/S1016-2011

3. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Remarks
Power supply voltage	VDD	-0.3 ~ +3.6	V	Ta = 25°C
Input voltage for signals	Vi	-0.3 ~ +3.6	V	Ta = 25°C
Storage temperature	Tst	-20 ~ +60	°C	Note 3
Operating temperature	Тор	0 ~ +50	°C	Note 3, 4
Absolute humidity	AH	≤ 70	g/m³	Ta > 50°C
Operating altitude	-	≤ 4,850	m	0°C≤ Ta≤ 50°C
Storage altitude	-	≤ 13,600	m	-20°C≤ Ta≤ 60°C


Note1: Display signals are DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, and CKB+/-.

Note2: Function signal is MSL.

Note3: Temperature and relative humidity range is shown in the figure below.

- (a) 90%RH Max. (Ta≤ 40°C)
- (b) Wet-bulb temperature should be39°C Max. (Ta> 40°C)
- (c) No condensation.


Note4: The temperature of panel display surface area should be 0°C Min and 60°C Max.





Q/S1016-2011

4. BLOCK DIAGRAM




Note: System ground (GND), FG (Frame ground) in the product should be connected together in customer equipment.





5. MECHANICAL SPECIFICATIONS

Parameter	Specification	Unit			
Display area	408.24(H) × 255.15(V) mm (typ.), [48.0 cm (19.0 inches)]				
Display dot number	1440×3(H) ×900(V)	1			
Pixel pitch	0.2835(H)×0.2835(V)				
Dot pitch	0.0945(H) ×0.2835(V)	mm			
Color arrangement	RGB (Red dot、Green dot、 Blue dot) vertical stripe	-			
Display color	16,777,216(6bit+Hi FRC)	color			





Q/S1016-2011

6. ELECTRICAL CHARACTERISTICS


Parameter		Symbol	min.	typ.	max.	Unit	Remarks
Power supply voltage		VDD	4.5	5.0	5.5	V	-
Power supply current		IDD		700	1000	mA	at VDD = 5.0V
		טטו	-	Note1	Note 2	IIIA	at VDD = 5.0V
Permissible ripple voltage		VRP	-	-	200	mV	VDD
Differential input voltage		Vid	200		600	mV	
Differential input threshold	Low	VTL	-100	-	-	mV	at VCM = 1.2V
voltage for LVDS receiver	High	VTH	-	-	100	mV	Note3
Input voltage width for LVDS receiver		Vi	0		3.3	V	
		VI	U	-	3.3	V	_
Terminating resistor		RT	_	100	_	Ω	-
Rush current		I _{rush}	-	-	3.0	Α	Note4

Note 1: Black pattern


Note 2: 1H1V dot inverse pattern

Note 3: Common mode voltage for LVDS receiver

Note4: Measurement Conditions:



Vcc rising time is 470μs







Q/S1016-2011


7. CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

7.1 LVDS

CN1: FI-XB30SSRLA-HF16 (Produced by JAE) or equivalent.

Pin	Name	Description
1	RXO0-	Negative LVDS differential data input. Channel O0 (odd)
2	RXO0+	Positive LVDS differential data input. Channel O0 (odd)
3	RXO1-	Negative LVDS differential data input. Channel O1 (odd)
4	RXO1+	Positive LVDS differential data input. Channel O1 (odd)
5	RXO2-	Negative LVDS differential data input. Channel O2 (odd)
6	RXO2+	Positive LVDS differential data input. Channel O2 (odd)
7	GND	Ground
8	RXOC-	Negative LVDS differential clock input. (odd)
9	RXOC+	Positive LVDS differential clock input. (odd)
10	RXO3-	Negative LVDS differential data input. Channel O3(odd)
11	RXO3+	Positive LVDS differential data input. Channel O3 (odd)
12	RXE0-	Negative LVDS differential data input. Channel E0 (even)
13	RXE0+	Positive LVDS differential data input. Channel E0 (even)
14	GND	Ground
15	RXE1-	Negative LVDS differential data input. Channel E1 (even)
16	RXE1+	Positive LVDS differential data input. Channel E1 (even)
17	GND	Ground
18	RXE2-	Negative LVDS differential data input. Channel E2 (even)
19	RXE2+	Positive LVDS differential data input. Channel E2 (even)
20	RXEC-	Negative LVDS differential clock input. (even)
21	RXEC+	Positive LVDS differential clock input. (even)
22	RXE3-	Negative LVDS differential data input. Channel E3 (even)
23	RXE3+	Positive LVDS differential data input. Channel E3 (even)
24	GND	Ground
25	GND	Ground
26	NC	Not connection.
27	GND	Ground
28	VCC	+5.0V power supply
	VCC	+5.0V power supply
29	VCC	10.0 v power suppry

CN1: The inserting side is as follows







Q/S1016-2011

7.2 CONNECTION BETWEEN RECEIVER AND TRANSMITTER FOR LVDS

				Transn	nitter]			_
Input	DATA		pin	DS90CF38	3,C385 or			CN1]
mper			_	equivalent			<u> </u>		1
	RA0	→	51	TXIN0			pin	Symbol	1
	RA1 RA2	→	52 54	TXIN1	TA1- TA1+	→	2	DA0- DA0+	1
	RA3	_	55	TXIN2 TXIN3	IAIT	-	-	DA∪⊤	┨
	RA4		56	TXIN4	TB1-	→	3	DA1-	1
	RA5	→	3	TXIN6	TB1+	<i>→</i>	4	DA1+	1
	GA0	→	4	TXIN7					1
50	GA1	→	6	TXIN8	TC1-	\rightarrow	5	DA2-	1
nal	GA2	\rightarrow	7	TXIN9	TC1+	\rightarrow	6	DA2+	1
[6]	GA3	→	11	TXIN12			7	GND	1
0 8	GA4	 →	12	TXIN13	TCLK1-	→	8	CKA-	1
ŧ	GA5	→	14	TXIN14	TCLK1+		9	CKA+	1
8	BA0 BA1		15 19	TXIN15 TXIN18	TD1-		10	DA3-	ł
pu	BA2	_	20	TXIN19	1'ST TD1+	_	11	DA3+	1
Odd pixel data and control signals	BA3		22	TXIN20	151 111		-	245	1
Jat	BA4	→	23	TXIN21					1
elc	BA5	→	24	TXIN22					1
XIC	RSVD	→	27	TXIN24					1
[d]	RSVD	→	28	TXIN25					1
õ	DE	→	30	TXIN26					1
	RA6	→	50	TXIN27					1
	RA7	_	2	TXIN5					1
	GA6 GA7		8 10	TXIN10 TXIN11			<u> </u>		1
	BA6	_	16	TXIN16					1
	BA7	→	18	TXIN17					1
	RSVD	→	25	TXIN23					1
	CLK	→	31	CLKIN					1
	RB0	→	51	TXIN0		i			1
	RB1	→	52	TXIN1	TA2-	\rightarrow	12	DB0-	I i
	RB2	→	54	TXIN2	TA2+	→	13	DB0+	ł
	RB3	_	55	TXIN3	TTD:		14	GND	ŧ٦
	RB4 RB5	1	56 3	TXIN4 TXIN6	TB2- TB2+	_	15 16	DB1-	1
	GB0		4	TXIN7	162+	_	17	DB1+ GND	۱.
	GB1		6	TXIN8	TC2-	→	18	DB2-	11
	GB2	→	7	TXIN9	TC2+	→	19	DB2+	1
	GB3	→	11	TXIN12					1
	GB4	→	12	TXIN13	TCLK2-	\rightarrow	20	CKB-	1
ta	GB5	→	14	TXIN14	TCLK2+	→	21	CKB+	1
da	BB0	→	15	TXIN15				DE:	1
xel	BB1		19	TXIN18	TD2-		22	DB3-	1
jd	BB2		20	TXIN19 TXIN20	2'nd TD2+		23	DB3+	1
Even pixel data	BB3 BB4		22	TXIN20 TXIN21			24 25	GND GND	1
Ē	BB5		24	TXIN21			26	NC	1
	RSVD		27	TXIN24			27	GND	1
	RSVD	→	28	TXIN25			28	VDD	1
	RSVD	→	30	TXIN26			29	VDD]
	RB6	→	50	TXIN27			30	VDD]
	RB7	→	2	TXIN5					
	GB6	→	8	TXIN10					
	GB7	→	10	TXIN11		l			
	BB6		16	TXIN16 TXIN17		l			
	BB7 RSVD	_	18 25	TXIN17		l			
	CLK		31	CLKIN		l			

Note1: The lowest bit (RA0, GA0, BA0, RB0, GB0, BB0), the most upper bit (RA7, GA7, BA7, RB7, GB7, BB7)

Note2:Connecting cable between LCD panel's connector and transmitter should use 100Ω twisted line.

Note3: If only Hsync and Vsync, the product don't work. Make sure DE signal has been input.





Q/S1016-2011

8. DISPLAY COLORS AND INPUT DATA SIGNALS

This product can display in equivalent to 16,777,216 colors in 256 scales. Also the relation between display colors and input data signals is as the following table.

D: .								ata	a sig	ınal	(0:L	ow	leve	el,	1:H	ligh	Lev	el)						
Dispi	lay colors	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	B5	B4	В3	B2	B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
ğ	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Basic Color	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
sic	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Ba	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
yscale	Dark	0	0	0	0 :	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red grayscale	↓ Bright	1	1	1	:	1	1	0	1	0	0	0	0	: 0	0	0	0	0	0	0	0	: 0	0	0	0
<u> </u>		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
cale	Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Green grayscale	↑				:																	:			
een	Bright	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	. 0	0	0	0
ত		0	0	0	0	0	0	0	0	' 1	1	1	1		1	1	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Blue grayscale	Dark •	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
ays	Ţ				:					3	•			:								:			
gr	↓				:									:								:			
Blue	Bright	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Plus	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1





9. INTERFACE TIMING

9.1 TIMING CHARACTERISTICS

Parameter		Symbol	min.	typ.	max.	Unit	Remarks
		1/tc	37.04	44.45	55.56	MHz	LVDS
	Frequency	tc	27.0	22.50	18.0	ns	transmitter input
Clock	Rise time, Fall time	-		er to the tile teristics o	ns		
	Duty	-	1	transmitte	-	Note 1	
	Cuala	41-	14.8	18.0	26.5	μs	55 51 1-(h m)
Horizontal signals	Cycle	th	754	800	900	CLK	55.5kHz(typ.)
Signais	Display period	thd		720		CLK	-
Vertical	Cycle	tv	13.3	16.67	20	ms	60.0Hz(typ.)
signals	Сусіе	ιν	912	926	1100	Н	60.0H2(typ.)
Signais	Display period	tvd		900	Н	-	
	Setup time	-	Refer to the timing			ns	
DE/Data	Hold time	-		teristics o	ns	Note 1	
DE/Dala	Rise time, Fall time	-		transmitte	ns	TVOIC 1	


Note1: See the data sheet of LVDS transmitter.





INPUT SIGNAL TIMING CHART

Horizontal timing



Note 1:

DATA(A)=RA0-RA7,GA0-GA7,BA0-BA7 DATA(B)=RB0-RB7,GB0-GB7,BB0-BB7





Q/S1016-2011

9.3 PIXEL DATA ALIGNMENT OF DISPLAY IMAGE

The following chart is the coordinates of per pixel

GA= G DATA GB=G DATA


						GA- G L	MIA		GB-G DA	IA.
BA= B DATA								BB=B DA	ГА	
	D(1,1	1)		D(2,1)					
	RA	GA	ВА	RB	GE	ВВ				
	***************************************			1	**********					
(D((1,1)		D(2,1)		D(3,	1)	•••		D(1440,1)
	D((1,2)		D(2,2)		D(3,	2)	•••		D(1440,2)
	D((1,3)		D(2,3)		D(3,	3)	•••		D(1440,3)
		•		•		•		•••		•
		•		•		•		•••		
	D(1	,900)		0(2,900)	D(2,9	00)	•••		D(1440,900)



Q/S1016-2011

9.4. POWER SUPPLY VOLTAGE SEQUENCE

9.4.1 The sequence of backlight and power



Timing Specifications:

t1 0.47ms<t1 <10ms

t2 0.5 ms<t2 <50ms

t3 0ms<t3 <50ms

t4 >1000ms

t5 >200ms

t6 >200ms

- *1. When VDD is on, but the value is lower than 4.5V, a protection circuit may work, then the module may not display.
- *2 The signal line is not connected with the module, at the end of cable the terminal resistor of 100Ω should be added.

Note1: Display signals (D0+/-, D1+/-, D2+/-, D3+/- and CK+/-) must be "0" voltage, exclude the VALID period (See above sequence diagram). If these signals are higher than 0.3 V, the internal circuit is damaged.

> If some of display signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. If customer stops the display signals, they should cut VDD.

Note2: When VDD is on, it should be set above 4.0V.

permission of SHANGHAI AVIC OPTOELECTRONICS Corporation.

Note3: The backlight power supply voltage should be inputted within the valid period of display and function signals, in order to avoid unstable data display.

The information contained herein is the exclusive property of SHANGHAI AVIC OPTOELECTRONICS

Page 16 of 26

Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written



Q/S1016-2011

9.4.2 Power supply voltage ripple

When the power supply is designed, the next form can give the reference. If the voltage ripple is over the value in next form, the noise should be seen in display area.

Ripple (Measured at input terminal of power supply)

	VDD (5V to drive the panel)
Ripple voltage	≤150mVP-P (Including spike noise)

9.4.3 Fuse

Parameter		Fuse)	Doting	Fusing ourrent	Domarko	
	Parameter	Туре	Supplier	Rating	Fusing current	Remarks	
	VDD	F0603FA2000V032T	AEM	2A 32V	4A	Note1	

Note1: There are different power supply systems from the power input terminal. The power supply capacity should be less than the fusing current. If the power supply capacity is above the fusing current, the fuse may blow in a short time, and then nasty smell, smoking and so on may occur.





Q/S1016-2011

10. OPTICS

10.1 Optical characteristics

Base on TFT-LCD module TM190MDS01

Note1 ,Note2

							note i	110102
Parameter	Note1	Condition	Symbol	min.	typ.	max.	Unit	Remarks
		White at center						
Luminance		θR=0°, θL=0°	L	(200)	250	-	cd/ m ²	-
		θU=0°, θD=0°						
Contrast ratio		White/Black at center						
		θR=0°, θL=0°	CR	(700)	1000	-	-	Note3
		θU=0°, θD=0°						
		White						
Luminance ur	niformity	θR=0°, θL=0°	LU	-	1.25	(1.33)	-	Note4
		θU=0°, θD=0						
	White	X coordinate	Wx	0.283	0.313	0.343	-	
	vviile	Y coordinate	Wy	0.299	0.329	0.359	ı	
	Red	X coordinate	Rx	0.610	0.640	0.670	-	
Chromoticity	Red	Y coordinate	Ry	0.318	0.348	0.378	-	
Chromaticity	Green	X coordinate	Gx	0.302	0.332	0.362	-	
		Y coordinate	Gy	0.577	0.607	0.637	1	Note5
	Blue	X coordinate	Вх	0.120	0.150	0.180		
	Blue	Y coordinate	Ву	0.027	0.057	0.087	-	
		θR=0°, θL=0°						
Color gar	mut	θU=0°, θD=0	С	(70)	72	-	%	
		At center,against NTSC						
		White to black	Ton	-	1.3	(2.6)	ms	Nata C
Response time		Black to white	Toff		3.7	(7.4)	ms	Note6
		Ton+ Toff	-	-	5	(10)	ms	Note7
	Right	θU=0°, θD=0°, CR≥10	θR	(75)	85	-	0	
Viewing	Left	θU=0°, θD=0°, CR≥10	θL	(75)	85	-	o	Nata 0
angle	Up	θR=0°, θL=0°, CR≥10	θU	(70)	80	-	0	Note8
	Down	θR=0°, θL=0°, CR≥10	θD	(70)	80	-	0	



Q/S1016-2011


Note1: The values in upper table are only initial characteristics.

Note2: Measurement conditions are as follows.

Ta= 25°C, VDD= 5.0V, IBL= 6.5mArms/lamp, Display mode: WXGA+,

Horizontal cycle=55.56KHz, Vertical cycle=60.0Hz

Optical characteristics are measured at luminance saturation after 30minutes from working the product in the dark room. Also measurement method for luminance is as follows.



Luminance Meter (TOPCON BM-5A) Spectroradiometer(TOPCON

Note 3: See"10.2 Definition of contrast ratio".

Note 4: See"10.3 Definition of luminance uniformity".

Note 5: CIE 1931 Chromaticity Diagram Standard.


Note 6: Product surface temperature: TopF = 33.0 °C

Note 7: See "10.4 Definition of response time".

Note 8: See "10.5 Definition of viewing angle".

10.2 Definition of contrast ratio

The contrast ratio is calculated by using the following formula. Contrast ratio (CR) = Luminance of white screen Luminance of black screen








Q/S1016-2011

10.3 Definition of luminance uniformity


The luminance uniformity is calculated by using the following formula. Luminance uniformity (LU) = Maximum luminance from ① to ⑨ Minimum luminance from ① to ⑨

The luminance is measured at near the 9 points shown below.



10.4 Definition of response times


Response time is measured, the luminance changes from "white" to "black", or "black" to "white" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 90% down to 10%. Also Toff is the time it takes the luminance change from 10% up to 90%. (See the following diagram.)








10.5 Definition of viewing angles









Q/S1016-2011

11. MARKINGS

AVIC will pack products to deliver to customer in accordance with AVIC packing specifications, and will deliver products to customer in such a state that products will not suffer from damage during transportation .The delivery conditions are as follows.


11.1 PRODUCT LABEL





Open cell barcode:

•Example: 9WX0818C23916121011H6H109505003





Q/S1016-2011

11.2 PACKING

- (1) Packing box
- 5 products are packed up with the maximum in a packing box(See "11.6 OUTLINE FIGURE FOR PACKING").

Products are put into a plastic bag for prevention of moisture.

The type name and quality are shown on outside of the packing box, either labeling or printing.

- (2) Pallet Packing (See"11.6 OUTLINE FIGURE FOR PACKING ")
 - ① Packing boxes are tired on a cardboard pallet.
 - ②Cardboard sleeve and top cap are attached to the packing boxes, and then they are fixed by a band.

11.3 INSPECTION RECORD SHEET

Inspection record sheets are included in the packing box with delivery products to customer. It is summarized to a number of products for pass/fail assessment.

11.4 TRANSPORTATION

The product is transported by vehicle, aircraft or shipment in the state of pallet packing.

11.5 SIZE AND WEIGHT FOR PACKING BOX

Parameter	Packing box	Unit
Size	571×459×274	mm
Weight	(0.46)	kg
Total weight	(19.1) (with 30 PCS panel)	kg






Q/S1016-2011

11.6 OUTLINE FIGURE FOR PACKING (For reference)

Packing box and pallet packing



Note: The ways for Packing and Shipping vary from different shipment volume, dependent on specific situations.



Q/S1016-2011

12. PRECAUTIONS

12.1 ASSEMBLY AND HANDLING PRECAUTIONS

- 1) Take the measures of electrostatic discharge such as earth band, ionic shower and so on, when customer deals with the product, because products may be damaged by electrostatic.
- 2) Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in antistatic pouch in room temperature, because of avoidance for dusts and sunlight, if customer stores the product.
- 3) In order to prevent dew condensation occurring by temperature difference, the product packing box must be opened after leave under the environment of an unpacking room temperature enough. Because a situation of dew condensation occurring is changed by the environment temperature and humidity, evaluate the leaving time sufficiently. (Recommendation leaving time: 6 hour or more with packing state)
- 4) This product is not designed as radiation hardened.
- 5) To assemble backlight or install module into user's system, it should be in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- 6) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- 7) It is dangerous that moisture come into or contacted the product, because moisture may damage the product when it is operating.
- 8) High temperature or humidity may reduce the performance of module. Please store this product within the specified storage condition.
- 9) When ambient temperature is lower than 10° C may reduce the display quality. For example, the response time will become slowly.
- 10) Do not apply rough force such as bending or twisting to the product during assembly.
- 11) It's not permitted to have pressure or impulse on the module because the LCD panel will be damaged.
- 12) Do not pull the I/F connector in or out while the module is operating.
- 13) After the product's end of life, it is not harmful in case of normal operation and storage.

12.2 OTHER

All GND and VCC terminals should be used without a non-connected line.

The following items are neither defects nor failures.

- 1) Response time, luminance and color may be changed by ambient temperature.
- 2) The LCD may be seemed luminance non-uniformity, flicker, vertical seam or small spot by display patterns.
 - 3) The interference noise of input signal frequency for this product and luminance control frequency of customer's backlight inverter may appear on a display. Set up luminance control frequency of backlight inverter so that the interference noise does not appear.





Q/S1016-2011

13. OUTDRAWING

