SMMS685 - AUGUST 1997

- Organization
  - TM2xJ64xPN-xx  $\dots$  2097152  $\times$  64 Bits
- Single 3.3-V Power Supply (±10% Tolerance)
- JEDEC 144-Pin Small Outline Dual-In-Line Memory Module (SODIMM) Without Buffer for Use With Socket
- TM2xJ64xPN-xx Utilizes Eight 16M-Bit (2M×8-Bit) Dynamic RAMs in TSOPs
- Performance ranges

	ACCESS TIME	ACCESS TIME	ACCESS TIME	EDO CYCLE
	tRAC MAX	tCAC MAX	t <sub>AA</sub> MAX	tHPC MIN
'2xJ64xPN-50	50 ns	13 ns	25 ns	20 ns
'2xJ64xPN-60	60 ns	15 ns	30 ns	25 ns
'2xJ64xPN-70	70 ns	18 ns	35 ns	30 ns

- High-Speed, Low-Noise LVTTL Interface
- Long Refresh Period:
  - TM2EJ64DPN: 32 ms (2048 cycles)
  - TM2EJ64EPN: 64 ms (4096 cycles)
- Low-Power, Battery-Backup Refresh Available:
  - TM2FJ64DPN: 128 ms (2048 cycles)
  - TM2FJ64EPN: 128 ms (4096 cycles)
- 3-State Output
- Extended-Data-Out (EDO) Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh
- Serial Presence-Detect (SPD) Using EEPROM
- Ambient Temperature Range 0°C to 70°C
- Gold-Plated Contacts

### description

The TM2EJ64DPN is a 16M-byte, 144-pin, small outline dual-in-line memory module (SODIMM). The SODIMM is composed of eight TMS427809A, 2097152 × 8-bit 2K-refresh EDO dynamic random-access memories (DRAMs), each in a 400-mil, 28-pin plastic thin small-outline package (TSOP) (DGC suffix) mounted on a substrate with decoupling capacitors. See the TMS427809A data sheet (literature number SMKS894).

The TM2EJ64EPN is an 16M-byte, 144-pin SODIMM. The SODIMM is composed of eight TMS426809A, 2097152 × 8-bit 4K-refresh EDO DRAMs, each in a 400-mil, 28-pin plastic TSOP (DGC suffix) mounted on a substrate with decoupling capacitors. See the TMS426809A data sheet (literature number SMKS894).

The TM2FJ64DPN is a 16M-byte, 144-pin SODIMM. The SODIMM is composed of eight TMS427809AP,  $2097152 \times 8$ -bit 2K low-power battery-backup refresh EDO DRAMs, each in a 400-mil, 28-pin plastic TSOP (DGC suffix) mounted on a substrate with decoupling capacitors. See the TMS427809AP data sheet (literature number SMKS894).

The TM2FJ64EPN is a 16M-byte, 144-pin SODIMM. The SODIMM is composed of eight TMS426809AP,  $2097152 \times 8$ -bit 4K low-power battery-backup refresh EDO DRAMs, each in a 400-mil, 28-pin plastic TSOP (DGC suffix) mounted on a substrate with decoupling capacitors. See the TMS426809AP data sheet (literature number SMKS894).

### operation


The TM2xJ64xPN operates as eight TMS42x809A/Ps, connected as shown in the functional block diagram.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SMMS685 - AUGUST 1997



PIN NOMENCLATURE									
A[0:11] <sup>†</sup>	Row Address Inputs								
A[0:9]	Column Address Inputs								
DQ[0:63]	Data In/Data Out								
CAS[0:7]	Column-Address Strobe								
RAS0	Row-Address Strobe								
WE0	Write Enable								
OE0	Output Enable								
SDA	Serial PD Address/Data								
SCL	Serial PD Clock								
NC	No-Connect Pin								
$V_{DD}$	3.3-V Supply								
VSS	Ground								

<sup>†</sup>A11 is NC for TM2xJ64DPN

PRODUCT PREVIEW

## **Pin Assignments**

	PIN		PIN		PIN		PIN
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME
1	VSS	37	DQ8	73	ŌĒ	109	A9
2	VSS	38	DQ40	74	NC	110	NC
3	DQ0	39	DQ9	75	VSS	111	A10
4	DQ32	40	DQ41	76	VSS	112	NC
5	DQ1	41	DQ10	77	NC	113	$V_{DD}$
6	DQ33	42	DQ42	78	NC	114	$V_{DD}$
7	DQ2	43	DQ11	79	NC	115	CAS2
8	DQ34	44	DQ43	80	NC	116	CAS6
9	DQ3	45	$V_{DD}$	81	$V_{DD}$	117	CAS3
10	DQ35	46	$V_{DD}$	82	$V_{DD}$	118	CAS7
11	$V_{DD}$	47	DQ12	83	DQ16	119	V <sub>SS</sub>
12	$V_{DD}$	48	DQ44	84	DQ48	120	V <sub>SS</sub>
13	DQ4	49	DQ13	85	DQ17	121	DQ24
14	DQ36	50	DQ45	86	DQ49	122	DQ56
15	DQ5	51	DQ14	87	DQ18	123	DQ25
16	DQ37	52	DQ46	88	DQ50	124	DQ57
17	DQ6	53	DQ15	89	DQ19	125	DQ26
18	DQ38	54	DQ47	90	DQ51	126	DQ58
19	DQ7	55	$V_{SS}$	91	91 V <sub>SS</sub>		DQ27
20	DQ39	56	$V_{SS}$	92	$V_{SS}$	128	DQ59
21	V <sub>SS</sub>	57	NC	93	DQ20	129	$V_{DD}$
22	V <sub>SS</sub>	58	NC	94	DQ52	130	$V_{DD}$
23	CAS0	59	NC	95	DQ21	131	DQ28
24	CAS4	60	NC	96	DQ53	132	DQ60
25	CAS1	61	NC	97	DQ22	133	DQ29
26	CAS5	62	NC	98	DQ54	134	DQ61
27	$V_{DD}$	63	$V_{DD}$	99	DQ23	135	DQ30
28	$V_{DD}$	64	$V_{DD}$	100	DQ55	136	DQ62
29	A0	65	NC	101	$V_{DD}$	137	DQ31
30	А3	66	NC	102	$V_{DD}$	138	DQ63
31	A1	67	WE0	103	A6	139	V <sub>SS</sub>
32	A4	68	NC	104	A7	140	V <sub>SS</sub>
33	A2	69	RAS0	105	A8	141	SDA
34	A5	70	NC	106	A11	142	SCL
35	VSS	71	NC	107	V <sub>SS</sub>	143	$V_{DD}$
36	V <sub>SS</sub>	72	NC	108	V <sub>SS</sub>	144	$V_{DD}$




SMMS685 - AUGUST 1997


## small outline dual-in-line memory module and components


The small-outline dual-in-line memory module and components include:

- PC substrate: 1,10 ± 0,1 mm (0.04 inch) nominal thickness
- Bypass capacitors: Multilayer ceramic
- Contact area: Nickel plate and gold plate over copper

## functional block diagram for the TM2xJ64xPN







SMMS685 - AUGUST 1997

## absolute maximum ratings over ambient temperature range (unless otherwise noted)†

Supply voltage range, V <sub>DD</sub>	
Voltage range on any pin (see Note 1)	0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation: TM2xP64DPN	8 W
TM2xP64EPN	8 W
Ambient temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	55°C to 125°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage	3	3.3	3.6	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2		V <sub>DD</sub> + 0.3	V
VIH-SPD	High-level input voltage for the SPD device	2		5.5	V
VIL	Low-level input voltage	-0.3		0.8	V
TA	Ambient temperature	0		70	°C

## capacitance over recommended ranges of supply voltage and ambient temperature f = 1 MHz (see Note 2)

	DADAMETED			
	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0 – A10		42	pF
C <sub>i(OE)</sub>	Input capacitance, OE0		58	pF
C <sub>i(CAS)</sub>	Input capacitance, CASx		9	pF
C <sub>i(RAS)</sub>	Input capacitance, RAS0		58	pF
C <sub>i(W)</sub>	Input capacitance, WE0		58	pF
Co	Output capacitance		9	pF
C <sub>i/o(SDA)</sub>	Input/output capacitance, SDA input		9	pF
C <sub>i(SPD)</sub>	Input capacitance, SA0, SA1, SA2, SCL inputs		7	pF

NOTE 2:  $V_{DD} = NOM$  supply voltage  $\pm 10\%$ , and the bias on pins under test is 0 V.



SMMS685 - AUGUST 1997

## electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted)

### TM2EJ64DPN

				'2EJ64DF	PN-50	'2EJ64DF	PN-60	'2EJ64DF	N-70	
PA	ARAMETER	TEST CONDITIO	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
V	High-level output	I <sub>OH</sub> = - 2 mA	LVTTL	2.4		2.4		2.4		V
VOH	voltage	I <sub>OH</sub> = – 100 μA	LVCMOS	V <sub>DD</sub> -0.2		V <sub>DD</sub> -0.2		V <sub>DD</sub> -0.2		V
\/ - ·	Low-level output	$I_{OL} = 2 \text{ mA}$	LVTTL		0.4		0.4		0.4	V
VOL	voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	V
II	Input current (leakage)	$\begin{split} & \text{V}_{DD} = 3.6 \text{ V}, & \text{V}_{I} = 0 \text{ V to } 3.9 \text{ V}, \\ & \text{All others} = 0 \text{ V to } \text{V}_{DD} \\ & \frac{\text{V}_{DD}}{\text{CASx high}} = 3.6 \text{ V}, & \text{V}_{O} = 0 \text{ V to } \text{V}_{DD}, \end{split}$			± 10		± 10		± 10	μА
IO	Output current (leakage)		V to V <sub>DD</sub> ,		± 10		± 10		± 10	μА
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>DD</sub> = 3.6 V, Minim	um cycle		960		800		720	mA
		V <sub>IH</sub> = 2 V (LVTTL), After one memory cycle, RAS0 and CASx high			16		16		16	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>DD</sub> - 0.2 V (LVC) After one memory cycle, RAS0 and CASx high	MOS),		8		8		8	mA
ICC3 <sup>‡§</sup>	Average refresh current (RAS-only refresh or CBR)	VDD= 3.6 V, Minima RAS0 cycling, CASx high (RAS-only ref RAS0 low after CASx low			960		800		720	mA
I <sub>CC4</sub> ‡¶	Average EDO current	$\frac{V_{DD}}{RAS0} = 3.6 \text{ V}, \qquad \frac{t_{HPC}}{CASx}$	= MIN, cycling		880		720		640	mA

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while  $\overline{RASO} = V_{IL}$ 

<sup>¶</sup> Measured with a maximum of one address change during each EDO cycle, tHPC

SMMS685 - AUGUST 1997

## electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted)

### TM2EJ64EPN

		TEGT CONDITIONS!		'2EJ64EF	PN-50	'2EJ64EF	PN-60	'2EJ64EP	N-70	
P/	ARAMETER	TEST CONDITIO	NSI	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V	High-level output	I <sub>OH</sub> = - 2 mA	LVTTL	2.4		2.4		2.4		V
VOH	voltage	I <sub>OH</sub> = - 100 μA	LVCMOS	V <sub>DD</sub> -0.2		V <sub>DD</sub> -0.2		V <sub>DD</sub> -0.2		V
\/ - ·	Low-level output	$I_{OL} = 2 \text{ mA}$	LVTTL		0.4		0.4		0.4	V
VOL	voltage	$I_{OL} = 100  \mu A$	LVCMOS		0.2		0.2		0.2	V
lį	Input current (leakage)	$V_{DD} = 3.6 \text{ V}, \qquad V_{I} = 0$ All others = 0 V to $V_{DD}$	V to 3.9 V,		± 10		± 10		± 10	μА
IO	Output current (leakage)	$\frac{V_{DD}}{CASx} = 3.6 \text{ V}, \qquad V_{O} = 0$	V to V <sub>DD</sub> ,		± 10		± 10		± 10	μΑ
I <sub>CC1</sub> ‡§	Read- or write-cycle current	V <sub>DD</sub> = 3.6 V, Minimo	um cycle		720		560		480	mA
	Standby current	V <sub>IH</sub> = 2 V (LVTTL), After one memory cycle, RASO and CASx high			16		16		16	mA
ICC2		V <sub>IH</sub> = V <sub>DD</sub> - 0.2 V (LVCI After one memory cycle, RASO and CASx high	MOS),		8		8		8	mA
ICC3 <sup>‡§</sup>	Average refresh current (RAS-only refresh or CBR)	VDD = 3.6 V, Minimo RASx cycling, CASx high (RAS-only refined) RASO low after CASx low			720		560		480	mA
I <sub>CC4</sub> ‡¶	Average EDO current	$\frac{V_{DD}}{RAS0} = 3.6 \text{ V}, \qquad \frac{t_{HPC}}{CASx}$	= MIN, cycling		800		720		640	mA

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS0 = V<sub>IL</sub>

<sup>¶</sup> Measured with a maximum of one address change during each EDO cycle, tHPC

SMMS685 - AUGUST 1997

electrical characteristics over recommended ranges of supply voltage and ambient temperture (unless otherwise noted) (continued)

### TM2FJ64DPN

				'2FJ64DF	PN-50	'2FJ64DF	N-60	'2FJ64DP	N-70	
17/	ARAMETER	TEST CONDITIO	NSI	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	High-level output	I <sub>OH</sub> = - 2 mA	LVTTL	2.4		2.4		2.4		V
VOH	voltage	I <sub>OH</sub> = - 100 μA	LVCMOS	V <sub>DD</sub> -0.2		V <sub>DD</sub> -0.2		V <sub>DD</sub> -0.2		V
\/ - ·	Low-level output	$I_{OL} = 2 \text{ mA}$	LVTTL		0.4		0.4		0.4	V
VOL	voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	V
Ц	Input current (leakage)	$V_{DD} = 3.6 \text{ V}, \qquad V_{I} = 0$ All others = 0 V to $V_{DD}$	V to 3.9 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{V_{DD}}{CASx}$ high	0 V to V <sub>DD</sub> ,		± 10		± 10		± 10	μΑ
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>DD</sub> = 3.6 V, Minim	um cycle		960		800		720	mA
	0. "	V <sub>IH</sub> = 2 V (LVTTL), After one memory cycle, RAS0 and CASx high			8		8		8	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>DD</sub> - 0.2 V (LVCI <u>After one memory</u> cycle, RAS0 and CASx high	MOS),		1.2		1.2		1.2	mA
ICC3 <sup>‡§</sup>	Average refresh current (RAS-only refresh or CBR)	VDD= 3.6 V, Minimi RAS0 cycling, CASx high (RAS-only ref RAS0 low after CASx low			960		800		720	mA
I <sub>CC4</sub> ‡¶	Average EDO current	$\frac{V_{DD}}{RAS0} = 3.6 \text{ V}, \qquad \frac{t_{HPC}}{CASx}$	= MIN, cycling		880		720		640	mA
I <sub>CC6</sub>	Average self-refresh current	CASx < 0.2 V, RAS0 Measured after t <sub>RASS</sub> m	< 0.2 V, in		1.6		1.6		1.6	mA
I <sub>CC10</sub>	Average battery back-up operating current (equivalent refresh time is 128 ms), CBR only	$t_{RC}=31.25~\mu s, t_{RAS}: V_{DD}-0.2~V \le V_{IH} \le 3.9 \ 0~V \le V_{IL} \le 0.2~V, WE0~s \ V_{IH}, Address and data stable$	V,		2.8		2.8		2.8	mA

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while  $\overline{RASO} = V_{IL}$ 

Measured with a maximum of one address change during each EDO cycle, the C

SMMS685 - AUGUST 1997

## electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (continued)

### TM2FJ64EPN

-	ADAMETED.	TEST SOMETIONS.		'2FJ64EF	N-50	'2FJ64EP	N-60	'2FJ64EP	N-70	
PA	ARAMETER	TEST CONDITI	ONSI	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	High-level output	I <sub>OH</sub> = - 2 mA	LVTTL	2.4		2.4		2.4		.,
VOH	voltage	I <sub>OH</sub> = - 100 μA	LVCMOS	V <sub>DD</sub> -0.2		V <sub>DD</sub> -0.2		V <sub>DD</sub> -0.2		V
.,	Low-level output	$I_{OL} = 2 \text{ mA}$	LVTTL		0.4		0.4		0.4	.,
VOL	voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	V
IĮ	Input current (leakage)	$V_{DD} = 3.6 \text{ V}, \qquad V_{I} = $ All others = 0 V to $V_{DD}$	0 V to 3.9 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	V <sub>DD</sub> = 3.6 V, V <sub>O</sub> = CASx high	= 0 V to V <sub>DD</sub> ,		± 10		± 10		± 10	μΑ
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>DD</sub> = 3.6 V, Minir	/DD = 3.6 V, Minimum cycle /IH = 2 V (LVTTL), After one memory cycle,				560		480	mA
	0. "	V <sub>IH</sub> = 2 V (LVTTL), <u>After one memory</u> cycle RAS0 and CASx high	÷,		8		8		8	mA
ICC2	Standby current	V <sub>IH</sub> = V <sub>DD</sub> - 0.2 V (LV) After one memory cycle RAS0 and CASx high			1.2		1.2		1.2	mA
ICC3 <sup>‡§</sup>	Average refresh current (RAS-only refresh or CBR)	VDD = 3.6 V, Minir RAS0 cycling, CASx high (RAS-only re RAS0 low after CASx lo			720		560		480	mA
I <sub>CC4</sub> ‡¶	Average EDO current	$\frac{V_{DD}}{RAS0} = 3.6 \text{ V}, \frac{t_{HPO}}{CAS}$	<u>;</u> = MIN, x cycling		800		720		640	mA
I <sub>CC6</sub>	Average self-refresh current	CASx < 0.2 V, RAS Measured after t <sub>RASS</sub>	0 < 0.2 V, min		2		2		2	mA
I <sub>CC10</sub>	Average battery back-up operating current (equivalent refresh time is 128 ms), CBR only	$t_{RC} = 31.25~\mu s, t_{RAS}$ $V_{DD} - 0.2~V \le V_{IH} \le 3.$ $0~V \le V_{IL} \le 0.2~V, WEO$ $V_{IH},$ Address and data stable	9 V, and <del>OE0</del> =		2.8		2.8		2.8	mA

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS0 = VIL

<sup>¶</sup> Measured with a maximum of one address change during each EDO cycle, tHPC

SMMS685 - AUGUST 1997

## switching characteristics over recommended ranges of supply voltage and ambient temperature (see Note 3)

	DADAMETED	'2XJ64x	PN-50	'2XJ64x	PN-60	'2XJ64x	PN-70	
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>AA</sub>	Access time from column address (see Note 4)		25		30		35	ns
tCAC	Access time from CASx (see Note 4)		13		15		18	ns
tCPA	Access time from CASx precharge (see Note 4)		28		35		40	ns
tRAC	Access time from RAS0 (see Note 4)		50		60		70	ns
tOEA	Access time from OE0 (see Note 4)		13		15		18	ns
tCLZ	Delay time, CASx to output in low impedance	0		0		0		ns
t <sub>REZ</sub>	Output buffer turn off delay from RAS0 (see Note 5)	3	13	3	15	3	18	ns
tCEZ	Output buffer turn off delay from CASx (see Note 5)	3	13	3	15	3	18	ns
tOEZ	Output buffer turn off delay from OE0 (see Note 5)	3	13	3	15	3	18	ns
tWEZ	Output buffer turn off delay from WE0 (see Note 5)	3	13	3	15	3	18	ns

NOTES: 3. With ac parameters, it is assumed that  $t_T = 2$  ns.

- 4. Access times are measured with output reference levels of  $V_{OH}=2~V$  and  $V_{OL}=0.8~V$ .
- 5. The maximum values of t<sub>REZ</sub>, t<sub>CEZ</sub>, t<sub>OEZ</sub>, and t<sub>WEZ</sub> are specified when the outputs are no longer driven. Data-in should not be driven until one of the applicable maximum values is satisfied.

## **EDO timing requirements (see Note 3)**

		'2XJ64	(PN-50	'2XJ64	(PN-60	'2XJ64	(PN-70	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
tHPC	Cycle time, EDO page mode, read-write	20		25		30		ns
t <sub>PRWC</sub>	Cycle time, EDO read-write	57		68		78		ns
tCSH	Delay time, RAS0 active to CASx precharge	40		48		58		ns
tCHO	Hold time, OE0 from CASx	7		10		10		ns
<sup>t</sup> DOH	Hold time, output from CASx	5		5		5		ns
tCAS	Pulse duration, CASx active	8	10 000	10	10000	12	10000	ns
tWPE	Pulse duration, WE0 active (output disable only)	7		7		7		ns
tCP	Pulse duration, CASx precharge	8		10		10		ns
tOCH	Setup time, OE0 before CASx	8		10		10	·	ns
tOEP	Precharge time, OE0	5	_	5	_	5	·	ns

NOTE 3: With ac parameters, it is assumed that  $t_T = 2$  ns.



## ac timing requirements (see Note 3)

		'2xJ64xPN-50		'2xJ64xPN-60		'2xJ64xPN-70		LINUT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Cycle time, random read or write	84		104		124		ns
tRWC	Cycle time, read-write	111		135		160		ns
tRASP	Pulse duration, RASO active, fast page mode (see Note 6)	50	100 000	60	100 000	70	100 000	ns
t <sub>RAS</sub>	Pulse duration, RASO active, non-page mode (see Note 6)	50	10 000	60	10 000	70	10 000	ns
t <sub>RP</sub>	Pulse duration, RAS0 precharge	30		40		50		ns
twp	Pulse duration, write command	8		10		10		ns
tRASS	Pulse duration, RAS0 active, self refresh (see Note 7)	100		100		100		μS
tRPS	Pulse duration, RAS0 precharge after self refresh	90		110		130		ns
tASC	Setup time, column address	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address	0		0		0		ns
t <sub>DS</sub>	Setup time, data in (see Note 8)	0		0		0		ns
tRCS	Setup time, read command	0		0		0		ns
tCWL	Setup time, write command before CASx precharge	8		10		12		ns
tRWL	Setup time, write command before RAS0 precharge	8		10		12		ns
twcs	Setup time, write command before CASx active (early-write only)	0		0		0		ns
tWRP	Setup time, WE0 high before RAS0 low (CBR refresh only)	10		10		10		ns
tCSR	Setup time, CASx referenced to RAS0 (CBR refresh only)	5		5		5		ns
<sup>t</sup> CAH	Hold time, column address	8		10		12		ns
<sup>t</sup> DH	Hold time, data in (see Note 8)	8		10		12		ns
<sup>t</sup> RAH	Hold time, row address	8		10		10		ns
tRCH	Hold time, read command referenced to CASx (see Note 9)	0		0		0		ns
<sup>t</sup> RRH	Hold time, read command referenced to RAS0 (see Note 9)	0		0		0		ns
tWCH	Hold time, write command during CASx active (early-write only)	8		10		12		ns
tROH	Hold time, RAS0 referenced to OE0	8		10		10		ns
tWRH	Hold time, WE0 high after RAS0 low (CBR refresh only)	10		10		10		ns
tCHR	Hold time, CASx referenced to RAS0 (CBR refresh only)	10		10		10		ns
tOEH	Hold time, OE0 command	13		15		18		ns
tRHCP	Hold time, RAS0 active from CASx precharge	28		35		40		ns
tCHS	Hold time, CASx referenced to RAS0 (self refresh only)	- 50		- 50		- 50		ns
tAWD	Delay time, column address to write command (read-write only)	42		49		57		ns
		5		5		5		1

- NOTES: 3. With ac parameters, it is assumed that  $t_T = 2$  ns.
  - 6. In a read-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed.
  - 7. During the period of 10  $\mu$ s  $\leq$  traces  $\leq$  100  $\mu$ s, the device is in a transition state from normal-operation mode to self-refresh mode. 8. Referenced to the later of  $\overline{CASx}$  or  $\overline{WE0}$  in write operations

  - 9. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.



SMMS685 - AUGUST 1997

## ac timing requirements (see Note 3) (continued)

		'2xJ64xPN-50			'2xJ64xPN-60		'2xJ64xPN-70		LINUT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tCWD	Delay time, CASx to write command (read-write only)				0		0		ns
tOED	Delay time, OE0 to data in				0		0		ns
tRAD	Delay time, RAS0 to column address (see Note 10)				10		12		ns
t <sub>RAL</sub>	Delay time, column address to RASO precharge				10		12		ns
tCAL	Delay time, column address to CASx precharge				0		0		ns
tRCD	Delay time, RAS0 to CASx (see Note 10)				5		5		ns
<sup>t</sup> RPC	Delay time, RAS0 precharge to CASx		5		5		5		ns
tRSH	Delay time, CASx active to RAS0 precharge		8		10		12		ns
tRWD	Delay time, RAS0 to write command (read-write only)		67		79		92		ns
tCPW	Delay time, CASx precharge to write command (read-write only)		45		54		62		ns
		'2EJ64DPN		32		32		32	
t <sub>REF</sub>	Refresh time interval	'2EJ64EPN	·	64		64		64	ms
		'2FJ64xPN	·	128		128		128	
t⊤	Transition time	·	2	30	2	30	2	30	ns

NOTES: 3. With ac parameters, it is assumed that  $t_T = 2$  ns.

10. The maximum value is specified only to ensure access time.

SMMS685 - AUGUST 1997

## serial presence detect

The serial presence detect (SPD) is contained in a 2K-bit serial EEPROM located on the module. The SPD nonvolatile EEPROM contains various data such as module configuration, DRAM organization, and timing parameters (see tables below). Only the first 128 bytes are programmed by Texas Instruments, while the remaining 128 bytes are available for customer use. Programming is done through an IIC bus using the clock (SCL) and data (SDA) signals. All Texas Instruments modules comply with the current JEDEC SPD Standard. See the *Texas Instruments Serial Presence Detect Technical Reference* (literature number SMMU001) for further details.

Tables in this section list the SPD contents as follows:

Table 1–TM2EJ64DPN Table 2–TM2EJ64EPN Table 3–TM2FJ64DPN Table 4–TM2FJ64EPN



SMMS685 - AUGUST 1997

Table 1. Serial Presence-Detect Data for the TM2EJ64DPN

1 Defin serial manu.  1 Total mem.  2 Fund EDO.  3 Num! asser  4 Num! this a  5 Num! asser  6 Data  7 Data  8 Volta; asser  9 RASC  10 CAS;  11 SODD (non-  12 Refre  13 DRAI  14 Error.  62 SPD  63 Chec.	ines number of bytes written into al memory during module nufacturing al number of bytes of SPD mory device damental memory type (FPM, D, SDRAM) There of row addresses on this embly a width of this assembly a width continuation age interface standard of this embly a cocess time of module DIMM configuration type	17EM  128 bytes  256 bytes  EDO  11  10  1 bank  64 bits  LVTTL  tRAC = 50 ns tCAC = 13 ns	DATA  80h  08h  02h  0Bh  01h  40h  01h  32h	128 bytes  256 bytes  EDO  11  10  1 bank  64 bits  LVTTL  trace 60 ns	DATA  80h  08h  02h  0Bh  0Ah  01h  40h  00h  01h	ITEM  128 bytes  256 bytes  EDO  11  10  1 bank  64 bits  LVTTL	DATA  80h  08h  02h  0Bh  0Ah  01h  40h  00h  01h
1 Sopi (non- 12 Refree 13 DRAI 14 Error- 62 SPD 63 Check	al memory during module nufacturing al number of bytes of SPD mory device damental memory type (FPM, D, SDRAM) There of row addresses on this embly the of column addresses on assembly the of module banks on this embly a width of this assembly a width continuation age interface standard of this embly to access time of module to module the order of module to module the order of module to module the order of the order of the order	256 bytes  EDO  11  10  1 bank  64 bits  LVTTL  tRAC = 50 ns	08h 02h 0Bh 0Ah 01h 40h 00h 01h 32h	256 bytes  EDO  11  10  1 bank  64 bits  LVTTL	08h 02h 0Bh 0Ah 01h 40h 00h 01h	256 bytes  EDO  11  10  1 bank  64 bits  LVTTL	08h 02h 0Bh 0Ah 01h 40h 00h
1 mem 2 Fund EDO 3 Numl asser 4 Numl this a 5 Numl asser 6 Data 7 Data 8 Volta asser 9 RASC 10 CAS 11 SODI (non- 12 Refre 13 DRAI 14 Error 62 SPD 63 Chec	damental memory type (FPM, D, SDRAM)  The of row addresses on this embly The of column addresses on assembly The of module banks on this embly The of module banks on this embly The width of this assembly The width continuation The of module	EDO  11  10  1 bank  64 bits  LVTTL  tRAC = 50 ns	02h 0Bh 0Ah 01h 40h 00h 01h 32h	EDO  11  10  1 bank  64 bits  LVTTL	02h 0Bh 0Ah 01h 40h 00h 01h	EDO  11  10  1 bank  64 bits  LVTTL	02h 0Bh 0Ah 01h 40h 00h
2 EDO. 3 Numb asser 4 Numb this a 5 Numb asser 6 Data 7 Data 8 Volta asser 9 RASC 10 CASC 11 SODI (non- 12 Refree 13 DRAI 14 Error 62 SPD 63 Chec	D, SDRAM)  Inber of row addresses on this embly Inber of column addresses on assembly Inber of module banks on this embly Inber of module banks on this embly Inber of module banks on this embly Index width of this assembly Index width continuation Index age interface standard of this embly Index access time of module Index access time of module	11 10 1 bank 64 bits  LVTTL  tRAC = 50 ns	0Bh  0Ah  01h  40h  00h  01h  32h	11 10 1 bank 64 bits LVTTL	0Bh 0Ah 01h 40h 00h 01h	11 10 1 bank 64 bits LVTTL	0Bh 0Ah 01h 40h 00h
3 asser 4 Numb this a 5 Numb asser 6 Data 7 Data 8 Volta asser 9 RASC 10 CASC 11 SODI (non- 12 Refree 13 DRAI 14 Error 62 SPD 63 Chec	embly  nber of column addresses on assembly  nber of module banks on this embly a width of this assembly a width continuation age interface standard of this embly  access time of module	10 1 bank 64 bits  LVTTL  tRAC = 50 ns	0Ah 01h 40h 00h 01h 32h	10 1 bank 64 bits LVTTL	0Ah 01h 40h 00h 01h	10 1 bank 64 bits LVTTL	0Ah 01h 40h 00h
4 this a  5 Numb asser 6 Data 7 Data 8 Volta asser 9 RASC 10 CASS 11 SODI (non- 12 Refree 13 DRAI 14 Error 62 SPD 63 Chec	assembly  The problem of module banks on this embly  a width of this assembly  a width continuation  age interface standard of this embly  access time of module	1 bank 64 bits  LVTTL  tRAC = 50 ns	01h 40h 00h 01h 32h	1 bank 64 bits LVTTL	01h 40h 00h 01h	1 bank 64 bits LVTTL	01h 40h 00h
5 asser 6 Data 7 Data 8 Voltar asser 9 RASC 10 CASS 11 SODI (non- 12 Refree 13 DRAI 14 Error 62 SPD 63 Chec	a width of this assembly a width continuation age interface standard of this embly  50 access time of module	64 bits  LVTTL  tRAC = 50 ns	40h 00h 01h 32h	64 bits	40h 00h 01h	64 bits	40h 00h
7 Data  8 Volta; asser  9 RASC  10 CASS  11 SODI (non-  12 Refree  13 DRAI  14 Error  62 SPD  63 Chec	a width continuation age interface standard of this embly  50 access time of module	LVTTL t <sub>RAC</sub> = 50 ns	00h 01h 32h	LVTTL	00h 01h	LVTTL	00h
8 Voltar asser 9 RASC 10 CAS 11 SODD (non-12 Refree 13 DRAI 14 Error 62 SPD 63 Chec	age interface standard of this embly  50 access time of module	t <sub>RAC</sub> = 50 ns	01h 32h		01h		
9 RASC 10 CASS 11 SODI (non- 12 Refree 13 DRAI 14 Error 62 SPD 63 Chec	embly  50 access time of module  5x access time of module	t <sub>RAC</sub> = 50 ns	32h				01h
10 CAS) 11 SODI (non- 12 Refree 13 DRAI 14 Error 62 SPD 63 Chec	Sx access time of module	1		$t_{PAC} = 60 \text{ ns}$	2CL	1	
11 SODI (non- 12 Refre 13 DRAI 14 Error 62 SPD 63 Chec		to 40 = 13 ns		TAC	3Ch	$t_{RAC} = 70 \text{ ns}$	46h
11 (non- 12 Refre 13 DRAI 14 Error 62 SPD 63 Chec	DIMM configuration type	1CAC = 13113	0Dh	$t_{CAC} = 15 \text{ ns}$	0Fh	$t_{CAC} = 18 \text{ ns}$	12h
13 DRAI 14 Error- 62 SPD 63 Chec	n-parity, parity, ECC)	Non-parity	00h	Non-parity	00h	Non-parity	00h
14 Error 62 SPD 63 Chec	resh rate/type	15.6 μs	00h	15.6 μs	00h	15.6 μs	00h
62 SPD 63 Chec 64_71 Manu	AM width, primary DRAM	x8	08h	x8	08h	x8	08h
63 Chec	or-checking SDRAM data width	N/A	00h	N/A	00h	N/A	00h
64_71 Manu	) revision	Rev. 1	01h	Rev. 1	01h	Rev. 1	01h
	ecksum for bytes 0-62	41	29h	53	35h	66	42h
	nufacturer's JEDEC ID code per 2-106E	97h	970000h	97h	970000h	97h	970000h
72 Manu	nufacturing location†	TBD		TBD		TBD	
73–90 Manu	nufacturer's part number†	TBD		TBD		TBD	
91 Die re	revision code†	TBD		TBD		TBD	
92 PCB	3 revision code <sup>†</sup>	TBD		TBD		TBD	
93–94 Manu	nufacturing date†	TBD		TBD		TBD	
95–98 Asse	embly serial number†	TBD		TBD		TBD	
99–125 Manu		TBD		TBD		TBD	
126-127 Vend	nufacturer specific data <sup>†</sup>	TBD		TBD		TBD	
128–166 Syste	nufacturer specific data† dor specific data†			TDD		TBD	
167–255 Open		TBD		TBD		1 '55	

TBD indicates values are determined at manufacturing time and are module dependent.



<sup>&</sup>lt;sup>‡</sup> These TBD values are determined and programmed by the customer (optional).

Table 2. Serial Presence-Detect Data for the TM2EJ64EPN

BYTE		'2EJ64EPN-50		'2EJ64E	PN-60	'2EJ64EPN-70		
NO.	FUNCTION DESCRIBED	ITEM	DATA	ITEM	DATA	ITEM	DATA	
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h	128 bytes	80h	
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h	256 bytes	08h	
2	Fundamental memory type (FPM, EDO, SDRAM)	EDO	02h	EDO	02h	EDO	02h	
3	Number of row addresses on this assembly	12	0Ch	12	0Ch	12	0Ch	
4	Number of column addresses on this assembly	9	09h	9	09h	9	09h	
5	Number of module banks on this assembly	1 bank	01h	1 bank	01h	1 bank	01h	
6	Data width of this assembly	64 bits	40h	64 bits	40h	64 bits	40h	
7	Data width continuation		00h		00h		00h	
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h	LVTTL	01h	
9	RAS0 access time of module	$t_{RAC} = 50 \text{ ns}$	32h	$t_{RAC} = 60 \text{ ns}$	3Ch	$t_{RAC} = 70 \text{ ns}$	46h	
10	CASx access time of module	$t_{CAC} = 13 \text{ ns}$	0Dh	$t_{CAC} = 15 \text{ ns}$	0Fh	$t_{CAC} = 18 \text{ ns}$	12h	
11	SODIMM configuration type (non-parity, parity, ECC)	Non-parity	00h	Non-parity	00h	Non-parity	00h	
12	Refresh rate/type	15.6 μs	00h	15.6 μs	00h	15.6 μs	00h	
13	DRAM width, primary DRAM	x8	08h	x8	08h	08h	08h	
14	Error-checking SDRAM data width	N/A	00h	N/A	00h	N/A	00h	
62	SPD revision	Rev. 1	01h	Rev. 1	01h	Rev. 1	01h	
63	Checksum for bytes 0-62	41	29h	53	35h	66	42h	
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	970000h	97h	970000h	97h	970000h	
72	Manufacturing location <sup>†</sup>	TBD		TBD		TBD		
73–90	Manufacturer's part number†	TBD		TBD		TBD		
91	Die revision code†	TBD		TBD		TBD		
92	PCB revision code <sup>†</sup>	TBD		TBD		TBD		
93–94	Manufacturing date <sup>†</sup>	TBD		TBD		TBD		
95–98	Assembly serial number†	TBD		TBD		TBD		
99–125	Manufacturer specific data†	TBD		TBD		TBD		
126–127	Vendor specific data†	TBD		TBD		TBD		
128–166	System integrator's specific data‡	TBD		TBD		TBD		
167–255	Open							

<sup>†</sup>TBD indicates values are determined at manufacturing time and are module dependent.



<sup>&</sup>lt;sup>‡</sup> These TBD values are determined and programmed by the customer (optional).

SMMS685 - AUGUST 1997

Table 3. Serial Presence-Detect Data for the TM2FJ64DPN

BYTE		'2FJ64DPN-50		'2FJ64D	PN-60	'2FJ64DPN-70		
NO.	FUNCTION DESCRIBED	ITEM	DATA	ITEM	DATA	ITEM	DATA	
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h	128 bytes	80h	
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h	256 bytes	08h	
2	Fundamental memory type (FPM, EDO, SDRAM)	EDO	02h	EDO	02h	EDO	02h	
3	Number of row addresses on this assembly	11	0Bh	11	0Bh	11	0Bh	
4	Number of column addresses on this assembly	10	0Ah	10	0Ah	10	0Ah	
5	Number of module banks on this assembly	1 bank	01h	1 bank	01h	1 bank	01h	
6	Data width of this assembly	64 bits	40h	64 bits	40h	64 bits	40h	
7	Data width continuation		00h		00h		00h	
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h	LVTTL	01h	
9	RAS0 access time of module	$t_{RAC} = 50 \text{ ns}$	32h	$t_{RAC} = 60 \text{ ns}$	3Ch	$t_{RAC} = 70 \text{ ns}$	46h	
10	CASx access time of module	$t_{CAC} = 13 \text{ ns}$	0Dh	$t_{CAC} = 15 \text{ ns}$	0Fh	$t_{CAC} = 18 \text{ ns}$	12h	
11	SODIMM configuration type (non-parity, parity, ECC)	Non-parity	00h	Non-parity	00h	Non-parity	00h	
12	Refresh rate/type	15.6 μs / self-refresh	80h	15.6 μs / self-refresh	80h	15.6 μs / self-refresh	80h	
13	DRAM width, primary DRAM	x8	08h	x8	08h	x8	08h	
14	Error-checking SDRAM data width	N/A	00h	N/A	00h	N/A	00h	
62	SPD revision	Rev. 1	01h	Rev. 1	01h	Rev. 1	01h	
63	Checksum for bytes 0-62	169	A9h	181	B5h	194	C2h	
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	970000h	97h	970000h	97h	970000h	
72	Manufacturing location <sup>†</sup>	TBD		TBD		TBD		
73–90	Manufacturer's part number†	TBD		TBD		TBD		
91	Die revision code <sup>†</sup>	TBD		TBD		TBD		
92	PCB revision code <sup>†</sup>	TBD		TBD		TBD		
93–94	Manufacturing date†	TBD		TBD		TBD		
95–98	Assembly serial number†	TBD		TBD		TBD		
99–125	Manufacturer specific data†	TBD		TBD		TBD		
126–127	Vendor specific data†	TBD		TBD		TBD		
128–166	System integrator's specific data <sup>‡</sup>	TBD		TBD		TBD		
167–255	Open							

<sup>†</sup> TBD indicates values are determined at manufacturing time and are module dependent.



<sup>&</sup>lt;sup>‡</sup> These TBD values are determined and programmed by the customer (optional).

Table 4. Serial Presence-Detect Data for the TM2FJ64EPN


BYTE		'2FJ64EPN-50		'2FJ64E	PN-60	'2FJ64EPN-70		
NO.	FUNCTION DESCRIBED	ITEM	DATA	ITEM	DATA	ITEM	DATA	
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h	128 bytes	80h	
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h	256 bytes	08h	
2	Fundamental memory type (FPM, EDO, SDRAM)	EDO	02h	EDO	02h	EDO	02h	
3	Number of row addresses on this assembly	12	0Ch	12	0Ch	12	0Ch	
4	Number of column addresses on this assembly	9	09h	9	09h	9	09h	
5	Number of module banks on this assembly	1 bank	02h	1 bank	02h	1 bank	02h	
6	Data width of this assembly	64 bits	40h	64 bits	40h	64 bits	40h	
7	Data width continuation		00h		00h		00h	
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h	LVTTL	01h	
9	RAS0 access time of module	$t_{RAC} = 50 \text{ ns}$	32h	$t_{RAC} = 60 \text{ ns}$	3Ch	$t_{RAC} = 70 \text{ ns}$	46h	
10	CASx access time of module	$t_{CAC} = 13 \text{ ns}$	0Dh	$t_{CAC} = 15 \text{ ns}$	0Fh	$t_{CAC} = 18 \text{ ns}$	12h	
11	SODIMM configuration type (non-parity, parity, ECC)	Non-parity	00h	Non-parity	00h	Non-parity	00h	
12	Refresh rate/type	15.6 μs/ self-refresh	80h	15.6 µs/ self-refresh	80h	15.6 µs/ self-refresh	80h	
13	DRAM width, primary DRAM	x8	08h	x8	08h	x8	08h	
14	Error-checking SDRAM data width	N/A	00h	N/A	00h	N/A	00h	
62	SPD revision	Rev. 1	01h	Rev. 1	01h	Rev. 1	01h	
63	Checksum for bytes 0-62	169	A9h	181	B5h	194	C2h	
64–71	Manufacturer's JEDEC ID code per JEP-106E	97h	970000h	97h	970000h	97h	970000h	
72	Manufacturing location†	TBD		TBD		TBD		
73–90	Manufacturer's part number†	TBD		TBD		TBD		
91	Die revision code <sup>†</sup>	TBD		TBD		TBD		
92	PCB revision code <sup>†</sup>	TBD		TBD		TBD		
93–94	Manufacturing date <sup>†</sup>	TBD		TBD		TBD		
95–98	Assembly serial number†	TBD		TBD		TBD		
99–125	Manufacturer specific data†	TBD		TBD		TBD		
126–127	Vendor specific data†	TBD		TBD		TBD		
128–166	System integrator's specific data‡	TBD		TBD		TBD		
167–255	Open							

<sup>†</sup> TBD indicates values are determined at manufacturing time and are module dependent.



<sup>&</sup>lt;sup>‡</sup> These TBD values are determined and programmed by the customer (optional).

## device symbolization (TM2EJ64DPN illustrated)



YY = Year Code MM = Month Code **Assembly Site Code** T = -SS = Speed Code

NOTE A: Location of symbolization may vary.



## AL DATA SMALL OUTLINE DUAL IN-LINE MEMORY MODULE

## BDM (R-SODIMM-N144)

## 2.665 (67,69) 2.655 (67,44) 0.044 (1,12) Notch 0.157 (4,00) x 0.079 (2,00) Deep Notch 0.060 (1,52) x 0.158 (4,01) Deep 0.036 (0,91) (2 Places) $\oplus$ $\oplus$ - 0.024 (0,61) TYP 0.031 (0,79) 0.010 (0,25) MAX 0.098 (2,49) 0.788 (20,00) TYP -1.005 (25,53) 0.196 (4,98) 0.995 (25,27) 0.157 (4,00) 0.126(3,20)0.095 (2,41) MAX 0.150 (3,81) MAX (For Double Sided Module Only) 4088187/A 07/97

**MECHANICAL DATA** 

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-190

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com microcontroller.ti.com Microcontrollers www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated