

# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

- Organization: 2 097 152 x 64 Bits
- Single 3.3-V Power Supply ( $\pm 10\%$  Tolerance)
- Designed for 66-MHz 4-Clock Systems
- JEDEC 144-Pin Small-Outline Dual-In-Line Memory Module (SODIMM) Without Buffer for Use With Socket
- Uses Eight 16M-Bit Synchronous Dynamic RAMs (SDRAMs) (2M  $\times$  8-Bit) in Plastic Thin Small-Outline Packages (TSOPs)
- Byte-Read/Write Capability
- Read Latencies 2 and 3 Supported
- Performance Ranges:
- Support Burst-Interleave and Burst-Interrupt Operations
- Burst Length Programmable to 1, 2, 4, and 8
- Two Banks for On-Chip Interleaving (Gapless Access)
- Ambient Temperature Range 0°C to 70°C
- Gold-Plated Contacts
- Pipeline Architecture
- High-Speed, Low-Noise Low-Voltage TTL (LVTTTL) Interface
- Serial Presence Detect (SPD) Using EEPROM

|              | SYNCHRONOUS<br>CLOCK CYCLE<br>TIME |                       | ACCESS TIME<br>CLOCK TO<br>OUTPUT |                       | REFRESH<br>INTERVAL |
|--------------|------------------------------------|-----------------------|-----------------------------------|-----------------------|---------------------|
|              | $t_{CK3}$<br>(CL = 3)†             | $t_{CK2}$<br>(CL = 2) | $t_{AC3}$<br>(CL = 3)             | $t_{AC2}$<br>(CL = 2) |                     |
|              | 'xSJ64EPU-12A†                     | 12 ns                 | 15 ns                             | 9 ns                  |                     |
| 'xSJ64EPU-12 | 12 ns                              | 18 ns                 | 9 ns                              | 10 ns                 | 64 ms               |

† –12A speed device is supported only at –5 to 10%  $V_{DD}$

‡ CL = CAS latency

## description

The TM2SJ64EPU is a 16M-byte, 144-pin small-outline dual-in-line memory module (SODIMM). The SODIMM is composed of eight TMS626812DGE, 2097152 x 8-bit SDRAMs, each in a 400-mil, 44-pin plastic thin small-outline package (TSOP) mounted on a substrate with decoupling capacitors. See the TMS626812 data sheet (literature number SMOS687).

## operation

The TM2SJ64EPU operates as eight TMS626812DGE devices that are connected as shown in the TM2SJ64EPU functional block diagram.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1998, Texas Instruments Incorporated

# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

DUAL-IN-LINE MEMORY MODULE  
(TOP VIEW)



TM2SJ64EPU  
(SIDE VIEW)



## PIN NOMENCLATURE

|                         |                                 |
|-------------------------|---------------------------------|
| A[0:10]                 | Row Address Inputs              |
| A[0:8]                  | Column Address Inputs           |
| A11/BA0, BA1            | Bank-Select                     |
| $\overline{\text{CAS}}$ | Column-Address Strobe           |
| CKE[0:1]                | Clock Enable                    |
| CK[0:3]                 | System Clock                    |
| DQ[0:63]                | Data-In/Data-Out                |
| DQMB[0:7]               | Data-In/Data-Out<br>Mask Enable |
| NC                      | No Connect                      |
| $\overline{\text{RAS}}$ | Row-Address Strobe              |
| S0, S1                  | Chip-Select                     |
| SCL                     | SPD Clock                       |
| SDA                     | SPD Address/Data                |
| V <sub>DD</sub>         | 3.3-V Supply                    |
| V <sub>SS</sub>         | Ground                          |
| WE                      | Write Enable                    |

# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## Pin Assignments

| NO. | PIN<br>NAME     | NO. | PIN<br>NAME             | NO. | PIN<br>NAME     | NO. | PIN<br>NAME     |
|-----|-----------------|-----|-------------------------|-----|-----------------|-----|-----------------|
| 1   | V <sub>SS</sub> | 37  | DQ8                     | 73  | NC              | 109 | A9              |
| 2   | V <sub>SS</sub> | 38  | DQ40                    | 74  | CK1             | 110 | BA1             |
| 3   | DQ0             | 39  | DQ9                     | 75  | V <sub>SS</sub> | 111 | A10             |
| 4   | DQ32            | 40  | DQ41                    | 76  | V <sub>SS</sub> | 112 | A11             |
| 5   | DQ1             | 41  | DQ10                    | 77  | NC              | 113 | V <sub>DD</sub> |
| 6   | DQ33            | 42  | DQ42                    | 78  | NC              | 114 | V <sub>DD</sub> |
| 7   | DQ2             | 43  | DQ11                    | 79  | NC              | 115 | DQMB2           |
| 8   | DQ34            | 44  | DQ43                    | 80  | NC              | 116 | DQMB6           |
| 9   | DQ3             | 45  | V <sub>DD</sub>         | 81  | V <sub>DD</sub> | 117 | DQMB3           |
| 10  | DQ35            | 46  | V <sub>DD</sub>         | 82  | V <sub>DD</sub> | 118 | DQMB7           |
| 11  | V <sub>DD</sub> | 47  | DQ12                    | 83  | DQ16            | 119 | V <sub>SS</sub> |
| 12  | V <sub>DD</sub> | 48  | DQ44                    | 84  | DQ48            | 120 | V <sub>SS</sub> |
| 13  | DQ4             | 49  | DQ13                    | 85  | DQ17            | 121 | DQ24            |
| 14  | DQ36            | 50  | DQ45                    | 86  | DQ49            | 122 | DQ56            |
| 15  | DQ5             | 51  | DQ14                    | 87  | DQ18            | 123 | DQ25            |
| 16  | DQ37            | 52  | DQ46                    | 88  | DQ50            | 124 | DQ57            |
| 17  | DQ6             | 53  | DQ15                    | 89  | DQ19            | 125 | DQ26            |
| 18  | DQ38            | 54  | DQ47                    | 90  | DQ51            | 126 | DQ58            |
| 19  | DQ7             | 55  | V <sub>SS</sub>         | 91  | V <sub>SS</sub> | 127 | DQ27            |
| 20  | DQ39            | 56  | V <sub>SS</sub>         | 92  | V <sub>SS</sub> | 128 | DQ59            |
| 21  | V <sub>SS</sub> | 57  | NC                      | 93  | DQ20            | 129 | V <sub>DD</sub> |
| 22  | V <sub>SS</sub> | 58  | NC                      | 94  | DQ52            | 130 | V <sub>DD</sub> |
| 23  | DQMB0           | 59  | NC                      | 95  | DQ21            | 131 | DQ28            |
| 24  | DQMB4           | 60  | NC                      | 96  | DQ53            | 132 | DQ60            |
| 25  | DQMB1           | 61  | CK0                     | 97  | DQ22            | 133 | DQ29            |
| 26  | DQMB5           | 62  | CKE0                    | 98  | DQ54            | 134 | DQ61            |
| 27  | V <sub>DD</sub> | 63  | V <sub>DD</sub>         | 99  | DQ23            | 135 | DQ30            |
| 28  | V <sub>DD</sub> | 64  | V <sub>DD</sub>         | 100 | DQ55            | 136 | DQ62            |
| 29  | A0              | 65  | $\overline{\text{RAS}}$ | 101 | V <sub>DD</sub> | 137 | DQ31            |
| 30  | A3              | 66  | $\overline{\text{CAS}}$ | 102 | V <sub>DD</sub> | 138 | DQ63            |
| 31  | A1              | 67  | $\overline{\text{WE}}$  | 103 | A6              | 139 | V <sub>SS</sub> |
| 32  | A4              | 68  | CKE1                    | 104 | A7              | 140 | V <sub>SS</sub> |
| 33  | A2              | 69  | $\overline{\text{S0}}$  | 105 | A8              | 141 | SDA             |
| 34  | A5              | 70  | NC                      | 106 | A11/BA0         | 142 | SCL             |
| 35  | V <sub>SS</sub> | 71  | $\overline{\text{S1}}$  | 107 | V <sub>SS</sub> | 143 | V <sub>DD</sub> |
| 36  | V <sub>SS</sub> | 72  | NC                      | 108 | V <sub>SS</sub> | 144 | V <sub>DD</sub> |



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM


SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## small-outline dual-in-line memory module and components

The small-outline dual-in-line memory module and components include:

- PC substrate:  $1,10 \pm 0,1$  mm (0.04 inch) nominal thickness
- Bypass capacitors: Multilayer ceramic
- Contact area: Nickel plate and gold plate over copper

## functional block diagram



Legend:

CS = Chip select

SPD = Serial presence detect



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## absolute maximum ratings over ambient temperature range (unless otherwise noted)†

|   |                  |
|---|------------------|
| Supply voltage range, $V_{DD}$ .....        | –0.5 V to 4.6 V  |
| Voltage range on any pin (see Note 1) ..... | – 0.5 V to 4.6 V |
| Short-circuit output current .....          | 50 mA            |
| Power dissipation: .....                    | 8 W              |
| Ambient temperature range, $T_A$ .....      | 0°C to 70°C      |
| Storage temperature range, $T_{stg}$ .....  | – 55°C to 150°C  |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

## recommended operating conditions

|              |   | MIN  | NOM | MAX            | UNIT |
|--------------|---|------|-----|----------------|------|
| $V_{DD}$     | Supply voltage                              | 3    | 3.3 | 3.6            | V    |
| $V_{SS}$     | Supply voltage                              |      | 0   |                | V    |
| $V_{IH}$     | High-level input voltage                    | 2    |     | $V_{DD} + 0.3$ | V    |
| $V_{IH-SPD}$ | High-level input voltage for the SPD device | 2    |     | 5.5            | V    |
| $V_{IL}$     | Low-level input voltage ‡                   | –0.3 |     | 0.8            | V    |
| $T_A$        | Ambient temperature                         | 0    |     | 70             | °C   |

‡  $V_{IL}$  MIN = –1.5 V ac (pulse width  $\leq$  5 ns)

## capacitance over recommended ranges of supply voltage and ambient temperature, $f = 1$ MHz (see Note 2)§

| PARAMETERS     |   | TM2SJ64EPU |     | UNIT |
|----------------|---|------------|-----|------|
|                |   | MIN        | MAX |      |
| $C_i(CK)$      | Input capacitance, CK input   |            | 5   | pF   |
| $C_i(AC)$      | Input capacitance, address and control inputs: A0–A11, $\overline{RASx}$ , $\overline{CASx}$ , $\overline{WEx}$ |            | 5   | pF   |
| $C_i(CKE)$     | Input capacitance, CKE input  |            | 5   | pF   |
| $C_o$          | Output capacitance  |            | 8   | pF   |
| $C_i(DQMBx)$   | Input capacitance, DQMBx input  |            | 5   | pF   |
| $C_i(Sx)$      | Input capacitance, $\overline{Sx}$ input  |            | 5   | pF   |
| $C_{i/o}(SDA)$ | Input/output capacitance, SDA input   |            | 9   | pF   |
| $C_i(SPD)$     | Input capacitance, SPD inputs (except SDA)  |            | 7   | pF   |

§ Specifications in this table represent a single SDRAM device.

NOTE 2:  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ . Bias on pins under test is 0 V.



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 3)†

| PARAMETER          |   | TEST CONDITIONS   | '2SJ64EPU-12A   |      | '2SJ64EPU-12 |      | UNIT |
|--------------------|---|---|-----------------|------|--------------|------|------|
|                    |   |   | MIN             | MAX  | MIN          | MAX  |      |
| V <sub>OH</sub>    | High-level output voltage                           | I <sub>OH</sub> = - 2 mA  | 2.4             |      | 2.4          |      | V    |
| V <sub>OL</sub>    | Low-level output voltage                            | I <sub>OL</sub> = 2 mA  |                 | 0.4  |              | 0.4  | V    |
| I <sub>I</sub>     | Input current (leakage)                             | 0 V < V <sub>I</sub> < V <sub>DD</sub> + 0.3 V,<br>All other pins = 0 V to V <sub>DD</sub>  |                 | ± 10 |              | ± 10 | µA   |
| I <sub>O</sub>     | Output current (leakage)                            | 0 V < V <sub>O</sub> < V <sub>DD</sub> + 0.3 V, Output disabled   |                 | ± 10 |              | ± 10 | µA   |
| I <sub>CC1</sub>   | Operating current                                   | Burst length = 1,<br>t <sub>RC</sub> ≥ t <sub>RC</sub> MIN<br>I <sub>OH</sub> /I <sub>OL</sub> = 0 mA, one bank<br>activated (see Note 4) | CAS latency = 2 | 85   |              | 75   | mA   |
|                    |   |   | CAS latency = 3 | 95   |              | 95   | mA   |
| I <sub>CC2P</sub>  | Precharge standby current in<br>power-down mode     | CKE ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = 15 ns (see Note 5)   |                 | 2    |              | 2    | mA   |
| I <sub>CC2PS</sub> |   | CKE and CK ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = ∞ (see Note 6)  |                 | 2    |              | 2    | mA   |
| I <sub>CC2N</sub>  | Precharge standby current in<br>non-power-down mode | CKE ≥ V <sub>IH</sub> MIN, t <sub>CK</sub> = 15 ns (see Note 5)   |                 | 30   |              | 30   | mA   |
| I <sub>CC2NS</sub> |   | CKE ≥ V <sub>IH</sub> MIN, CK ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = ∞<br>(see Note 6)  |                 | 2    |              | 2    | mA   |
| I <sub>CC3P</sub>  | Active standby current in<br>power-down mode        | CKE ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = 15 ns (see Note 5)   |                 | 8    |              | 8    | mA   |
| I <sub>CC3PS</sub> |   | CKE and CK ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = ∞ (see Note 6)  |                 | 8    |              | 8    | mA   |
| I <sub>CC3N</sub>  | Active standby current in<br>non-power-down mode    | CKE ≥ V <sub>IH</sub> MIN, t <sub>CK</sub> = 15 ns (see Note 5)   |                 | 35   |              | 35   | mA   |
| I <sub>CC3NS</sub> |   | CKE ≥ V <sub>IH</sub> MIN, CK ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = ∞<br>(see Note 6)  |                 | 10   |              | 10   | mA   |
| I <sub>CC4</sub>   | Burst current                                       | Page burst, I <sub>OH</sub> /I <sub>OL</sub> = 0 mA<br>All banks activated,<br>n <sub>CCD</sub> = one cycle<br>(see Note 7)               | CAS latency = 2 | 130  |              | 110  | mA   |
|                    |   |   | CAS latency = 3 | 155  |              | 155  | mA   |
| I <sub>CC5</sub>   | Auto-refresh current                                | t <sub>RC</sub> ≤ t <sub>RC</sub> MIN   | CAS latency = 2 | 75   |              | 70   | mA   |
|                    |   |   | CAS latency = 3 | 85   |              | 85   | mA   |
| I <sub>CC6</sub>   | Self-refresh current                                | CKE ≤ V <sub>IL</sub> MAX   |                 | 2    |              | 2    | mA   |

† Specifications in this table represent a single SDRAM device.

- NOTES: 3. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.  
 4. Control, DQ, and address inputs change state twice during t<sub>RC</sub>.  
 5. Control, DQ, and address inputs change state once every 30 ns.  
 6. Control, DQ, and address inputs do not change.  
 7. Control, DQ, and address inputs change once every cycle.



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## ac timing requirements †‡

|   | '2SJ64EPU-12A§               |         | '2SJ64EPU-12 |         | UNIT  |
|---|------------------------------|---------|--------------|---------|-------|
|   | MIN                          | MAX     | MIN          | MAX     |       |
| t <sub>AC2</sub> Access time, CK high to data out, CAS latency = 2 (see Note 8)                   |                              | 9       |              | 10      | ns    |
| t <sub>AC3</sub> Access time, CK high to data out, CAS latency = 3 (see Note 8)                   |                              | 9       |              | 9       | ns    |
| t <sub>CK2</sub> Cycle time, CK, CAS latency = 2  | 15                           |         | 18           |         | ns    |
| t <sub>CK3</sub> Cycle time, CK, CAS latency = 3  | 12                           |         | 12           |         | ns    |
| t <sub>LZ</sub> Delay time, CK high to DQ in low-impedance state (see Note 9)                     | 3                            |         | 3            |         | ns    |
| t <sub>HZ</sub> Delay time, CK high to DQ in high-impedance state (see Note 10)                   |                              | 10      |              | 10      | ns    |
| t <sub>RAS</sub> Delay time, ACTV command to DEAC or DCAB command                                 | 60                           | 100 000 | 72           | 100 000 | ns    |
| t <sub>RC</sub> Delay time, ACTV, MRS, REFR, or SLFR to ACTV, MRS, REFR, or SLFR command          | 90                           |         | 108          |         | ns    |
| t <sub>RCD</sub> Delay time, ACTV command to READ, READ-P, WRT, or WRT-P command (see Note 11)    | 30                           |         | 30           |         | ns    |
| t <sub>RP</sub> Delay time, DEAC or DCAB command to ACTV, MRS, REFR, or SLFR command              | 30                           |         | 36           |         | ns    |
| t <sub>RRD</sub> Delay time, ACTV command in one bank to ACTV command in the other bank           | 24                           |         | 24           |         | ns    |
| t <sub>RSA</sub> Delay time, MRS command to ACTV, MRS, REFR, or SLFR command                      | 24                           |         | 24           |         | ns    |
| t <sub>APR</sub> Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command           | $t_{RP} - (CL - 1) * t_{CK}$ |         |              |         | ns    |
| t <sub>OH</sub> Hold time, CK high to data out  | 3                            |         | 3            |         | ns    |
| t <sub>IH</sub> Hold time, address, control, and data input                                       | 1                            |         | 1.5          |         | ns    |
| t <sub>CESP</sub> Power down/self-refresh exit time   | 10                           |         | 10           |         | ns    |
| t <sub>CH</sub> Pulse duration, CK high   | 4                            |         | 4            |         | ns    |
| t <sub>CL</sub> Pulse duration, CK low  | 4                            |         | 4            |         | ns    |
| t <sub>IS</sub> Setup time, address, control, and data input                                      | 3                            |         | 3            |         | ns    |
| t <sub>APW</sub> Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command             | 60                           |         | 60           |         | ns    |
| t <sub>WR</sub> Delay time, final data in of WRT operation to DEAC or DCAB command                | 15                           |         | 20           |         | ns    |
| t <sub>T</sub> Transition time (see Note 12)  | 1                            | 5       | 1            | 5       | ns    |
| t <sub>REF</sub> Refresh interval   |                              | 64      |              | 64      | ms    |
| n <sub>CCD</sub> Delay time, READ or WRT command to an interrupting command                       | 1                            |         | 1            |         | cycle |
| n <sub>CDD</sub> Delay time, CS low or high to input enabled or inhibited                         | 0                            | 0       | 0            | 0       | cycle |
| n <sub>CLE</sub> Delay time, CKE high or low to CK enabled or disabled                            | 1                            | 1       | 1            | 1       | cycle |
| n <sub>CWL</sub> Delay time, final data in of WRT operation to READ, READ-P, WRT, WRT-P           | 1                            |         | 1            |         | cycle |
| n <sub>DID</sub> Delay time, ENBL or MASK command to enabled or masked data in                    | 0                            | 0       | 0            | 0       | cycle |
| n <sub>DOD</sub> Delay time, ENBL or MASK command to enabled or masked data out                   | 2                            | 2       | 2            | 2       | cycle |
| n <sub>HZP2</sub> Delay time, DEAC or DCAB command to DQ in high-impedance state, CAS latency = 2 |                              | 2       |              | 2       | cycle |
| n <sub>HZP3</sub> Delay time, DEAC or DCAB command to DQ in high-impedance state, CAS latency = 3 |                              | 3       |              | 3       | cycle |
| n <sub>WCD</sub> Delay time, WRT command to first data in   | 0                            | 0       | 0            | 0       | cycle |

† All references are made to the rising transition of CK unless otherwise noted.

‡ Specifications in this table represent a single SDRAM device.

§ -12A speed device is supplied only at - 5% to +10% V<sub>DD</sub>

- NOTES:
8. t<sub>AC</sub> is referenced from the rising transition of CK that is previous to the data-out cycle. For example, the first data out t<sub>AC</sub> is referenced from the rising transition of CK<sub>x</sub> that is CAS latency – one cycle after the READ command. Access time is measured at output reference level 1.4 V.
  9. t<sub>LZ</sub> is measured from the rising transition of CLK that is CAS latency – one cycle after the READ command.
  10. t<sub>HZ</sub> MAX defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
  11. For read or write operations with automatic deactivate, t<sub>RCD</sub> must be set to satisfy minimum t<sub>RAS</sub>.
  12. Transition time, t<sub>T</sub>, is measured between V<sub>IH</sub> and V<sub>IL</sub>.



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## serial presence detect

The serial presence detect (SPD) is contained in a 2K-bit serial EEPROM located on the module. The SPD nonvolatile EEPROM contains various data such as module configuration, SDRAM organization, and timing parameters (see Table 1). Only the first 128 bytes are programmed by Texas Instruments, while the remaining 128 bytes are available for customer use. Programming is done through an IIC bus using the clock (SCL) and data (SDA) signals. All Texas Instruments modules comply with the current JEDEC SPD Standard. See the *Texas Instruments Serial Presence Detect Technical Reference* (literature number SMMU001) for further details.

Table 1 lists the functions of the TM2SJ64EPU.

**Table 1. Serial Presence Detect Data**

| BYTE NO. | DESCRIPTION OF FUNCTION  | TM2SJ64EPU-12A  |      | TM2SJ64EPU-12   |      |
|----------|--|---|------|---|------|
|          |  | ITEM  | DATA | ITEM  | DATA |
| 0        | Defines number of bytes written into serial memory during module manufacturing | 128 bytes   | 80h  | 128 bytes   | 80h  |
| 1        | Total number of bytes of SPD memory device                                     | 256 bytes   | 08h  | 256 bytes   | 08h  |
| 2        | Fundamental memory type (FPM, EDO, SDRAM, . . .)                               | SDRAM   | 04h  | SDRAM   | 04h  |
| 3        | Number of row addresses on this assembly                                       | 11  | 0Bh  | 11  | 0Bh  |
| 4        | Number of column addresses on this assembly                                    | 9   | 09h  | 9   | 09h  |
| 5        | Number of module rows on this assembly   | 1 bank  | 01h  | 1 bank  | 01h  |
| 6        | Data width of this assembly  | 64 bits   | 40h  | 64 bits   | 40h  |
| 7        | Data width continuation  |   | 00h  |   | 00h  |
| 8        | Voltage interface standard of this assembly                                    | LVTTTL  | 01h  | LVTTTL  | 01h  |
| 9        | SDRAM cycle time at maximum supported CAS latency (CL), CL = X                 | t <sub>CK</sub> = 12 ns   | C0h  | t <sub>CK</sub> = 12 ns   | C0h  |
| 10       | SDRAM access from clock at CL = X  | t <sub>AC</sub> = 9 ns  | 90h  | t <sub>AC</sub> = 9 ns  | 90h  |
| 11       | SODIMM configuration type (non-parity, parity, error-correcting code [ECC])    | Non-Parity  | 00h  | Non-Parity  | 00h  |
| 12       | Refresh rate/type  | 15.6 μs/<br>self-refresh  | 80h  | 15.6 μs/<br>self-refresh  | 80h  |
| 13       | SDRAM width, primary DRAM  | x8  | 08h  | x8  | 08h  |
| 14       | Error-checking SDRAM data width  | N/A   | 00h  | N/A   | 00h  |
| 15       | Minimum clock delay, back-to-back random column addresses                      | 1 CK cycle  | 01h  | 1 CK cycle  | 01h  |
| 16       | Burst lengths supported  | 1, 2, 4, 8  | 0Fh  | 1, 2, 4, 8  | 0Fh  |
| 17       | Number of banks on each SDRAM device   | 2 banks   | 02h  | 2 banks   | 02h  |
| 18       | CAS latencies supported  | 2, 3  | 06h  | 2, 3  | 06h  |
| 19       | CS latency   | 0   | 01h  | 0   | 01h  |
| 20       | Write latency  | 0   | 01h  | 0   | 01h  |
| 21       | SDRAM module attributes  | Non-buffered/<br>Non-registered   | 00h  | Non-buffered/<br>Non-registered   | 00h  |
| 22       | SDRAM device attributes: general   | V <sub>DD</sub> tolerance =<br>(+10%)/(-5%).<br>Burst read/write,<br>precharge all,<br>auto precharge | 1Eh  | V <sub>DD</sub> tolerance =<br>(±10%),<br>Burst read/write,<br>precharge all,<br>auto precharge | 0Eh  |
| 23       | Minimum clock cycle time at CL = X - 1   | t <sub>CK</sub> = 15 ns   | F0h  | t <sub>CK</sub> = 18 ns   | 30h  |



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## serial presence detect (continued)

**Table 1. Serial Presence Detect Data (Continued)**

| BYTE NO. | DESCRIPTION OF FUNCTION  | TM2SJ64EPU-12A           |            | TM2SJ64EPU-12            |            |
|----------|--|--------------------------|------------|--------------------------|------------|
|          |  | ITEM                     | DATA       | ITEM                     | DATA       |
| 24       | Maximum data-access time from clock at CL = X – 1                    | t <sub>AC</sub> = 9.0 ns | 90h        | t <sub>AC</sub> = 10 ns  | A0h        |
| 25       | Minimum clock cycle time at CL = X – 2                               | N/A                      | 00h        | N/A                      | 00h        |
| 26       | Maximum data-access time from clock at CL = X – 2                    | N/A                      | 00h        | N/A                      | 00h        |
| 27       | Minimum row precharge time   | t <sub>RP</sub> = 30 ns  | 1Eh        | t <sub>RP</sub> = 36 ns  | 24h        |
| 28       | Minimum row-active to row-active delay                               | t <sub>RRD</sub> = 24 ns | 18h        | t <sub>RRD</sub> = 24 ns | 18h        |
| 29       | Minimum $\overline{\text{RASx}}$ -to- $\overline{\text{CASx}}$ delay | t <sub>RCD</sub> = 30 ns | 1Eh        | t <sub>RCD</sub> = 30 ns | 1Eh        |
| 30       | Minimum $\overline{\text{RASx}}$ pulse width                         | t <sub>RAS</sub> = 60 ns | 3Ch        | t <sub>RAS</sub> = 72 ns | 48h        |
| 31       | Density of each bank on module                                       | 16M Bytes                | 04h        | 16M Bytes                | 04h        |
| 32       | Command and address signal input setup time                          | t <sub>IS</sub> = 3 ns   | 30h        | t <sub>IS</sub> = 3 ns   | 30h        |
| 33       | Command and address signal input hold time                           | t <sub>IH</sub> = 1 ns   | 10h        | t <sub>IH</sub> = 1.5 ns | 15h        |
| 34       | Data signal input setup time   | t <sub>IS</sub> = 3 ns   | 30h        | t <sub>IS</sub> = 3 ns   | 30h        |
| 35       | Data signal input hold time  | t <sub>IH</sub> = 1 ns   | 10h        | t <sub>IH</sub> = 1.5 ns | 15h        |
| 36–61    | Superset features (may be used in the future)                        |                          |            |                          |            |
| 62       | SPD revision   | Rev. 2                   | 02h        | Rev. 2                   | 02h        |
| 63       | Checksum for byte 0–62   | 136                      | 88h        | 228                      | E4h        |
| 64–71    | Manufacturer's JEDEC ID code per JEP – 106E                          | 97h                      | 9700...00h | 97h                      | 9700...00h |
| 72       | Manufacturing location†  | TBD                      |            | TBD                      |            |
| 73–90    | Manufacturer's part number†  | TBD                      |            | TBD                      |            |
| 91       | Die revision code†   | TBD                      |            | TBD                      |            |
| 92       | PCB revision code†   | TBD                      |            | TBD                      |            |
| 93–94    | Manufacturing date†  | TBD                      |            | TBD                      |            |
| 95–98    | Assembly serial number†  | TBD                      |            | TBD                      |            |
| 99–125   | Manufacturer specific data†  | TBD                      |            | TBD                      |            |
| 126–127  | Vendor specific data†  | TBD                      |            | TBD                      |            |
| 128–166  | System integrator's specific data‡                                   | TBD                      |            | TBD                      |            |
| 167–255  | Open   |                          |            |                          |            |

† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).




# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

---

## device symbolization (TM2SJ64EPU)



- YY = Year Code
- MM = Month Code
- T = Assembly Site Code
- SS = Speed Code

NOTE A: Location of symbolization may vary.


# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## MECHANICAL DATA

**BDM (R-SODIMM-N144)**

**SMALL OUTLINE DUAL IN-LINE MEMORY MODULE**



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MO-190



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

- Organization: 2 097 152 x 64 Bits
- Single 3.3-V Power Supply ( $\pm 10\%$  Tolerance)
- Designed for 66-MHz 4-Clock Systems
- JEDEC 144-Pin Small-Outline Dual-In-Line Memory Module (SODIMM) Without Buffer for Use With Socket
- Uses Eight 16M-Bit Synchronous Dynamic RAMs (SDRAMs) (2M  $\times$  8-Bit) in Plastic Thin Small-Outline Packages (TSOPs)
- Byte-Read/Write Capability
- Read Latencies 2 and 3 Supported
- Performance Ranges:
- Support Burst-Interleave and Burst-Interrupt Operations
- Burst Length Programmable to 1, 2, 4, and 8
- Two Banks for On-Chip Interleaving (Gapless Access)
- Ambient Temperature Range 0°C to 70°C
- Gold-Plated Contacts
- Pipeline Architecture
- High-Speed, Low-Noise Low-Voltage TTL (LVTTTL) Interface
- Serial Presence Detect (SPD) Using EEPROM

|              | SYNCHRONOUS<br>CLOCK CYCLE<br>TIME |                       | ACCESS TIME<br>CLOCK TO<br>OUTPUT |                       | REFRESH<br>INTERVAL |
|--------------|------------------------------------|-----------------------|-----------------------------------|-----------------------|---------------------|
|              | $t_{CK3}$<br>(CL = 3)†             | $t_{CK2}$<br>(CL = 2) | $t_{AC3}$<br>(CL = 3)             | $t_{AC2}$<br>(CL = 2) |                     |
|              | 'xSJ64EPU-12A†                     | 12 ns                 | 15 ns                             | 9 ns                  |                     |
| 'xSJ64EPU-12 | 12 ns                              | 18 ns                 | 9 ns                              | 10 ns                 | 64 ms               |

† –12A speed device is supported only at –5 to 10%  $V_{DD}$

‡ CL = CAS latency

## description

The TM2SJ64EPU is a 16M-byte, 144-pin small-outline dual-in-line memory module (SODIMM). The SODIMM is composed of eight TMS626812DGE, 2097152 x 8-bit SDRAMs, each in a 400-mil, 44-pin plastic thin small-outline package (TSOP) mounted on a substrate with decoupling capacitors. See the TMS626812 data sheet (literature number SMOS687).

## operation

The TM2SJ64EPU operates as eight TMS626812DGE devices that are connected as shown in the TM2SJ64EPU functional block diagram.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1998, Texas Instruments Incorporated

# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

DUAL-IN-LINE MEMORY MODULE  
(TOP VIEW)



TM2SJ64EPU  
(SIDE VIEW)



## PIN NOMENCLATURE

|                         |                                 |
|-------------------------|---------------------------------|
| A[0:10]                 | Row Address Inputs              |
| A[0:8]                  | Column Address Inputs           |
| A11/BA0, BA1            | Bank-Select                     |
| $\overline{\text{CAS}}$ | Column-Address Strobe           |
| CKE[0:1]                | Clock Enable                    |
| CK[0:3]                 | System Clock                    |
| DQ[0:63]                | Data-In/Data-Out                |
| DQMB[0:7]               | Data-In/Data-Out<br>Mask Enable |
| NC                      | No Connect                      |
| $\overline{\text{RAS}}$ | Row-Address Strobe              |
| S0, S1                  | Chip-Select                     |
| SCL                     | SPD Clock                       |
| SDA                     | SPD Address/Data                |
| V <sub>DD</sub>         | 3.3-V Supply                    |
| V <sub>SS</sub>         | Ground                          |
| WE                      | Write Enable                    |

# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## Pin Assignments

| NO. | PIN<br>NAME     | NO. | PIN<br>NAME             | NO. | PIN<br>NAME     | NO. | PIN<br>NAME     |
|-----|-----------------|-----|-------------------------|-----|-----------------|-----|-----------------|
| 1   | V <sub>SS</sub> | 37  | DQ8                     | 73  | NC              | 109 | A9              |
| 2   | V <sub>SS</sub> | 38  | DQ40                    | 74  | CK1             | 110 | BA1             |
| 3   | DQ0             | 39  | DQ9                     | 75  | V <sub>SS</sub> | 111 | A10             |
| 4   | DQ32            | 40  | DQ41                    | 76  | V <sub>SS</sub> | 112 | A11             |
| 5   | DQ1             | 41  | DQ10                    | 77  | NC              | 113 | V <sub>DD</sub> |
| 6   | DQ33            | 42  | DQ42                    | 78  | NC              | 114 | V <sub>DD</sub> |
| 7   | DQ2             | 43  | DQ11                    | 79  | NC              | 115 | DQMB2           |
| 8   | DQ34            | 44  | DQ43                    | 80  | NC              | 116 | DQMB6           |
| 9   | DQ3             | 45  | V <sub>DD</sub>         | 81  | V <sub>DD</sub> | 117 | DQMB3           |
| 10  | DQ35            | 46  | V <sub>DD</sub>         | 82  | V <sub>DD</sub> | 118 | DQMB7           |
| 11  | V <sub>DD</sub> | 47  | DQ12                    | 83  | DQ16            | 119 | V <sub>SS</sub> |
| 12  | V <sub>DD</sub> | 48  | DQ44                    | 84  | DQ48            | 120 | V <sub>SS</sub> |
| 13  | DQ4             | 49  | DQ13                    | 85  | DQ17            | 121 | DQ24            |
| 14  | DQ36            | 50  | DQ45                    | 86  | DQ49            | 122 | DQ56            |
| 15  | DQ5             | 51  | DQ14                    | 87  | DQ18            | 123 | DQ25            |
| 16  | DQ37            | 52  | DQ46                    | 88  | DQ50            | 124 | DQ57            |
| 17  | DQ6             | 53  | DQ15                    | 89  | DQ19            | 125 | DQ26            |
| 18  | DQ38            | 54  | DQ47                    | 90  | DQ51            | 126 | DQ58            |
| 19  | DQ7             | 55  | V <sub>SS</sub>         | 91  | V <sub>SS</sub> | 127 | DQ27            |
| 20  | DQ39            | 56  | V <sub>SS</sub>         | 92  | V <sub>SS</sub> | 128 | DQ59            |
| 21  | V <sub>SS</sub> | 57  | NC                      | 93  | DQ20            | 129 | V <sub>DD</sub> |
| 22  | V <sub>SS</sub> | 58  | NC                      | 94  | DQ52            | 130 | V <sub>DD</sub> |
| 23  | DQMB0           | 59  | NC                      | 95  | DQ21            | 131 | DQ28            |
| 24  | DQMB4           | 60  | NC                      | 96  | DQ53            | 132 | DQ60            |
| 25  | DQMB1           | 61  | CK0                     | 97  | DQ22            | 133 | DQ29            |
| 26  | DQMB5           | 62  | CKE0                    | 98  | DQ54            | 134 | DQ61            |
| 27  | V <sub>DD</sub> | 63  | V <sub>DD</sub>         | 99  | DQ23            | 135 | DQ30            |
| 28  | V <sub>DD</sub> | 64  | V <sub>DD</sub>         | 100 | DQ55            | 136 | DQ62            |
| 29  | A0              | 65  | $\overline{\text{RAS}}$ | 101 | V <sub>DD</sub> | 137 | DQ31            |
| 30  | A3              | 66  | $\overline{\text{CAS}}$ | 102 | V <sub>DD</sub> | 138 | DQ63            |
| 31  | A1              | 67  | $\overline{\text{WE}}$  | 103 | A6              | 139 | V <sub>SS</sub> |
| 32  | A4              | 68  | CKE1                    | 104 | A7              | 140 | V <sub>SS</sub> |
| 33  | A2              | 69  | $\overline{\text{S0}}$  | 105 | A8              | 141 | SDA             |
| 34  | A5              | 70  | NC                      | 106 | A11/BA0         | 142 | SCL             |
| 35  | V <sub>SS</sub> | 71  | $\overline{\text{S1}}$  | 107 | V <sub>SS</sub> | 143 | V <sub>DD</sub> |
| 36  | V <sub>SS</sub> | 72  | NC                      | 108 | V <sub>SS</sub> | 144 | V <sub>DD</sub> |





# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## absolute maximum ratings over ambient temperature range (unless otherwise noted)†

|   |                  |
|---|------------------|
| Supply voltage range, $V_{DD}$ .....        | –0.5 V to 4.6 V  |
| Voltage range on any pin (see Note 1) ..... | – 0.5 V to 4.6 V |
| Short-circuit output current .....          | 50 mA            |
| Power dissipation: .....                    | 8 W              |
| Ambient temperature range, $T_A$ .....      | 0°C to 70°C      |
| Storage temperature range, $T_{stg}$ .....  | – 55°C to 150°C  |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

## recommended operating conditions

|              |   | MIN  | NOM | MAX            | UNIT |
|--------------|---|------|-----|----------------|------|
| $V_{DD}$     | Supply voltage                              | 3    | 3.3 | 3.6            | V    |
| $V_{SS}$     | Supply voltage                              |      | 0   |                | V    |
| $V_{IH}$     | High-level input voltage                    | 2    |     | $V_{DD} + 0.3$ | V    |
| $V_{IH-SPD}$ | High-level input voltage for the SPD device | 2    |     | 5.5            | V    |
| $V_{IL}$     | Low-level input voltage ‡                   | –0.3 |     | 0.8            | V    |
| $T_A$        | Ambient temperature                         | 0    |     | 70             | °C   |

‡  $V_{IL}$  MIN = –1.5 V ac (pulse width  $\leq$  5 ns)

## capacitance over recommended ranges of supply voltage and ambient temperature, $f = 1$ MHz (see Note 2)§

| PARAMETERS     |   | TM2SJ64EPU |     | UNIT |
|----------------|---|------------|-----|------|
|                |   | MIN        | MAX |      |
| $C_{i(CK)}$    | Input capacitance, CK input   |            | 5   | pF   |
| $C_{i(AC)}$    | Input capacitance, address and control inputs: A0–A11, $\overline{RASx}$ , $\overline{CASx}$ , $\overline{WEx}$ |            | 5   | pF   |
| $C_{i(CKE)}$   | Input capacitance, CKE input  |            | 5   | pF   |
| $C_o$          | Output capacitance  |            | 8   | pF   |
| $C_{i(DQMBx)}$ | Input capacitance, DQMBx input  |            | 5   | pF   |
| $C_{i(Sx)}$    | Input capacitance, $\overline{Sx}$ input  |            | 5   | pF   |
| $C_{i/o(SDA)}$ | Input/output capacitance, SDA input   |            | 9   | pF   |
| $C_{i(SPD)}$   | Input capacitance, SPD inputs (except SDA)  |            | 7   | pF   |

§ Specifications in this table represent a single SDRAM device.

NOTE 2:  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ . Bias on pins under test is 0 V.



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 3)†

| PARAMETER          |   | TEST CONDITIONS   | '2SJ64EPU-12A   |      | '2SJ64EPU-12 |      | UNIT |
|--------------------|---|---|-----------------|------|--------------|------|------|
|                    |   |   | MIN             | MAX  | MIN          | MAX  |      |
| V <sub>OH</sub>    | High-level output voltage                           | I <sub>OH</sub> = -2 mA   | 2.4             |      | 2.4          |      | V    |
| V <sub>OL</sub>    | Low-level output voltage                            | I <sub>OL</sub> = 2 mA  |                 | 0.4  |              | 0.4  | V    |
| I <sub>I</sub>     | Input current (leakage)                             | 0 V < V <sub>I</sub> < V <sub>DD</sub> + 0.3 V,<br>All other pins = 0 V to V <sub>DD</sub>  |                 | ± 10 |              | ± 10 | µA   |
| I <sub>O</sub>     | Output current (leakage)                            | 0 V < V <sub>O</sub> < V <sub>DD</sub> + 0.3 V, Output disabled   |                 | ± 10 |              | ± 10 | µA   |
| I <sub>CC1</sub>   | Operating current                                   | Burst length = 1,<br>t <sub>RC</sub> ≥ t <sub>RC</sub> MIN<br>I <sub>OH</sub> /I <sub>OL</sub> = 0 mA, one bank<br>activated (see Note 4) | CAS latency = 2 | 85   |              | 75   | mA   |
|                    |   |   | CAS latency = 3 | 95   |              | 95   | mA   |
| I <sub>CC2P</sub>  | Precharge standby current in<br>power-down mode     | CKE ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = 15 ns (see Note 5)   |                 | 2    |              | 2    | mA   |
| I <sub>CC2PS</sub> |   | CKE and CK ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = ∞ (see Note 6)  |                 | 2    |              | 2    | mA   |
| I <sub>CC2N</sub>  | Precharge standby current in<br>non-power-down mode | CKE ≥ V <sub>IH</sub> MIN, t <sub>CK</sub> = 15 ns (see Note 5)   |                 | 30   |              | 30   | mA   |
| I <sub>CC2NS</sub> |   | CKE ≥ V <sub>IH</sub> MIN, CK ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = ∞<br>(see Note 6)  |                 | 2    |              | 2    | mA   |
| I <sub>CC3P</sub>  | Active standby current in<br>power-down mode        | CKE ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = 15 ns (see Note 5)   |                 | 8    |              | 8    | mA   |
| I <sub>CC3PS</sub> |   | CKE and CK ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = ∞ (see Note 6)  |                 | 8    |              | 8    | mA   |
| I <sub>CC3N</sub>  | Active standby current in<br>non-power-down mode    | CKE ≥ V <sub>IH</sub> MIN, t <sub>CK</sub> = 15 ns (see Note 5)   |                 | 35   |              | 35   | mA   |
| I <sub>CC3NS</sub> |   | CKE ≥ V <sub>IH</sub> MIN, CK ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = ∞<br>(see Note 6)  |                 | 10   |              | 10   | mA   |
| I <sub>CC4</sub>   | Burst current                                       | Page burst, I <sub>OH</sub> /I <sub>OL</sub> = 0 mA<br>All banks activated,<br>n <sub>CCD</sub> = one cycle<br>(see Note 7)               | CAS latency = 2 | 130  |              | 110  | mA   |
|                    |   |   | CAS latency = 3 | 155  |              | 155  | mA   |
| I <sub>CC5</sub>   | Auto-refresh current                                | t <sub>RC</sub> ≤ t <sub>RC</sub> MIN   | CAS latency = 2 | 75   |              | 70   | mA   |
|                    |   |   | CAS latency = 3 | 85   |              | 85   | mA   |
| I <sub>CC6</sub>   | Self-refresh current                                | CKE ≤ V <sub>IL</sub> MAX   |                 | 2    |              | 2    | mA   |

† Specifications in this table represent a single SDRAM device.

- NOTES:
3. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.
  4. Control, DQ, and address inputs change state twice during t<sub>RC</sub>.
  5. Control, DQ, and address inputs change state once every 30 ns.
  6. Control, DQ, and address inputs do not change.
  7. Control, DQ, and address inputs change once every cycle.



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## ac timing requirements †‡

|   | '2SJ64EPU-12A§               |         | '2SJ64EPU-12 |         | UNIT  |
|---|------------------------------|---------|--------------|---------|-------|
|   | MIN                          | MAX     | MIN          | MAX     |       |
| t <sub>AC2</sub> Access time, CK high to data out, CAS latency = 2 (see Note 8)                   |                              | 9       |              | 10      | ns    |
| t <sub>AC3</sub> Access time, CK high to data out, CAS latency = 3 (see Note 8)                   |                              | 9       |              | 9       | ns    |
| t <sub>CK2</sub> Cycle time, CK, CAS latency = 2  | 15                           |         | 18           |         | ns    |
| t <sub>CK3</sub> Cycle time, CK, CAS latency = 3  | 12                           |         | 12           |         | ns    |
| t <sub>LZ</sub> Delay time, CK high to DQ in low-impedance state (see Note 9)                     | 3                            |         | 3            |         | ns    |
| t <sub>HZ</sub> Delay time, CK high to DQ in high-impedance state (see Note 10)                   |                              | 10      |              | 10      | ns    |
| t <sub>RAS</sub> Delay time, ACTV command to DEAC or DCAB command                                 | 60                           | 100 000 | 72           | 100 000 | ns    |
| t <sub>RC</sub> Delay time, ACTV, MRS, REFR, or SLFR to ACTV, MRS, REFR, or SLFR command          | 90                           |         | 108          |         | ns    |
| t <sub>RCD</sub> Delay time, ACTV command to READ, READ-P, WRT, or WRT-P command (see Note 11)    | 30                           |         | 30           |         | ns    |
| t <sub>RP</sub> Delay time, DEAC or DCAB command to ACTV, MRS, REFR, or SLFR command              | 30                           |         | 36           |         | ns    |
| t <sub>RRD</sub> Delay time, ACTV command in one bank to ACTV command in the other bank           | 24                           |         | 24           |         | ns    |
| t <sub>RSA</sub> Delay time, MRS command to ACTV, MRS, REFR, or SLFR command                      | 24                           |         | 24           |         | ns    |
| t <sub>APR</sub> Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command           | $t_{RP} - (CL - 1) * t_{CK}$ |         |              |         | ns    |
| t <sub>OH</sub> Hold time, CK high to data out  | 3                            |         | 3            |         | ns    |
| t <sub>IH</sub> Hold time, address, control, and data input                                       | 1                            |         | 1.5          |         | ns    |
| t <sub>CESP</sub> Power down/self-refresh exit time   | 10                           |         | 10           |         | ns    |
| t <sub>CH</sub> Pulse duration, CK high   | 4                            |         | 4            |         | ns    |
| t <sub>CL</sub> Pulse duration, CK low  | 4                            |         | 4            |         | ns    |
| t <sub>IS</sub> Setup time, address, control, and data input                                      | 3                            |         | 3            |         | ns    |
| t <sub>APW</sub> Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command             | 60                           |         | 60           |         | ns    |
| t <sub>WR</sub> Delay time, final data in of WRT operation to DEAC or DCAB command                | 15                           |         | 20           |         | ns    |
| t <sub>T</sub> Transition time (see Note 12)  | 1                            | 5       | 1            | 5       | ns    |
| t <sub>REF</sub> Refresh interval   |                              | 64      |              | 64      | ms    |
| n <sub>CCD</sub> Delay time, READ or WRT command to an interrupting command                       | 1                            |         | 1            |         | cycle |
| n <sub>CDD</sub> Delay time, CS low or high to input enabled or inhibited                         | 0                            | 0       | 0            | 0       | cycle |
| n <sub>CLE</sub> Delay time, CKE high or low to CK enabled or disabled                            | 1                            | 1       | 1            | 1       | cycle |
| n <sub>CWL</sub> Delay time, final data in of WRT operation to READ, READ-P, WRT, WRT-P           | 1                            |         | 1            |         | cycle |
| n <sub>DID</sub> Delay time, ENBL or MASK command to enabled or masked data in                    | 0                            | 0       | 0            | 0       | cycle |
| n <sub>DOD</sub> Delay time, ENBL or MASK command to enabled or masked data out                   | 2                            | 2       | 2            | 2       | cycle |
| n <sub>HZP2</sub> Delay time, DEAC or DCAB command to DQ in high-impedance state, CAS latency = 2 |                              | 2       |              | 2       | cycle |
| n <sub>HZP3</sub> Delay time, DEAC or DCAB command to DQ in high-impedance state, CAS latency = 3 |                              | 3       |              | 3       | cycle |
| n <sub>WCD</sub> Delay time, WRT command to first data in   | 0                            | 0       | 0            | 0       | cycle |

† All references are made to the rising transition of CK unless otherwise noted.

‡ Specifications in this table represent a single SDRAM device.

§ -12A speed device is supplied only at -5% to +10% V<sub>DD</sub>

- NOTES:
8. t<sub>AC</sub> is referenced from the rising transition of CK that is previous to the data-out cycle. For example, the first data out t<sub>AC</sub> is referenced from the rising transition of CKx that is CAS latency – one cycle after the READ command. Access time is measured at output reference level 1.4 V.
  9. t<sub>LZ</sub> is measured from the rising transition of CLK that is CAS latency – one cycle after the READ command.
  10. t<sub>HZ</sub> MAX defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
  11. For read or write operations with automatic deactivate, t<sub>RCD</sub> must be set to satisfy minimum t<sub>RAS</sub>.
  12. Transition time, t<sub>T</sub>, is measured between V<sub>IH</sub> and V<sub>IL</sub>.



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## serial presence detect

The serial presence detect (SPD) is contained in a 2K-bit serial EEPROM located on the module. The SPD nonvolatile EEPROM contains various data such as module configuration, SDRAM organization, and timing parameters (see Table 1). Only the first 128 bytes are programmed by Texas Instruments, while the remaining 128 bytes are available for customer use. Programming is done through an IIC bus using the clock (SCL) and data (SDA) signals. All Texas Instruments modules comply with the current JEDEC SPD Standard. See the *Texas Instruments Serial Presence Detect Technical Reference* (literature number SMMU001) for further details.

Table 1 lists the functions of the TM2SJ64EPU.

**Table 1. Serial Presence Detect Data**

| BYTE NO. | DESCRIPTION OF FUNCTION  | TM2SJ64EPU-12A  |      | TM2SJ64EPU-12  |      |
|----------|--|---|------|--|------|
|          |  | ITEM  | DATA | ITEM   | DATA |
| 0        | Defines number of bytes written into serial memory during module manufacturing | 128 bytes   | 80h  | 128 bytes  | 80h  |
| 1        | Total number of bytes of SPD memory device                                     | 256 bytes   | 08h  | 256 bytes  | 08h  |
| 2        | Fundamental memory type (FPM, EDO, SDRAM, . . .)                               | SDRAM   | 04h  | SDRAM  | 04h  |
| 3        | Number of row addresses on this assembly                                       | 11  | 0Bh  | 11   | 0Bh  |
| 4        | Number of column addresses on this assembly                                    | 9   | 09h  | 9  | 09h  |
| 5        | Number of module rows on this assembly   | 1 bank  | 01h  | 1 bank   | 01h  |
| 6        | Data width of this assembly  | 64 bits   | 40h  | 64 bits  | 40h  |
| 7        | Data width continuation  |   | 00h  |  | 00h  |
| 8        | Voltage interface standard of this assembly                                    | LVTTTL  | 01h  | LVTTTL   | 01h  |
| 9        | SDRAM cycle time at maximum supported CAS latency (CL), CL = X                 | t <sub>CK</sub> = 12 ns   | C0h  | t <sub>CK</sub> = 12 ns  | C0h  |
| 10       | SDRAM access from clock at CL = X  | t <sub>AC</sub> = 9 ns  | 90h  | t <sub>AC</sub> = 9 ns   | 90h  |
| 11       | SODIMM configuration type (non-parity, parity, error-correcting code [ECC])    | Non-Parity  | 00h  | Non-Parity   | 00h  |
| 12       | Refresh rate/type  | 15.6 μs/<br>self-refresh  | 80h  | 15.6 μs/<br>self-refresh   | 80h  |
| 13       | SDRAM width, primary DRAM  | x8  | 08h  | x8   | 08h  |
| 14       | Error-checking SDRAM data width  | N/A   | 00h  | N/A  | 00h  |
| 15       | Minimum clock delay, back-to-back random column addresses                      | 1 CK cycle  | 01h  | 1 CK cycle   | 01h  |
| 16       | Burst lengths supported  | 1, 2, 4, 8  | 0Fh  | 1, 2, 4, 8   | 0Fh  |
| 17       | Number of banks on each SDRAM device   | 2 banks   | 02h  | 2 banks  | 02h  |
| 18       | CAS latencies supported  | 2, 3  | 06h  | 2, 3   | 06h  |
| 19       | CS latency   | 0   | 01h  | 0  | 01h  |
| 20       | Write latency  | 0   | 01h  | 0  | 01h  |
| 21       | SDRAM module attributes  | Non-buffered/<br>Non-registered   | 00h  | Non-buffered/<br>Non-registered  | 00h  |
| 22       | SDRAM device attributes: general   | V <sub>DD</sub> tolerance =<br>(+10%)/(-5%).<br>Burst read/write,<br>precharge all,<br>auto precharge | 1Eh  | V <sub>DD</sub> tolerance =<br>(± 10%),<br>Burst read/write,<br>precharge all,<br>auto precharge | 0Eh  |
| 23       | Minimum clock cycle time at CL = X - 1   | t <sub>CK</sub> = 15 ns   | F0h  | t <sub>CK</sub> = 18 ns  | 30h  |



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## serial presence detect (continued)

**Table 1. Serial Presence Detect Data (Continued)**

| BYTE NO. | DESCRIPTION OF FUNCTION  | TM2SJ64EPU-12A           |            | TM2SJ64EPU-12            |            |
|----------|--|--------------------------|------------|--------------------------|------------|
|          |  | ITEM                     | DATA       | ITEM                     | DATA       |
| 24       | Maximum data-access time from clock at CL = X – 1                    | t <sub>AC</sub> = 9.0 ns | 90h        | t <sub>AC</sub> = 10 ns  | A0h        |
| 25       | Minimum clock cycle time at CL = X – 2                               | N/A                      | 00h        | N/A                      | 00h        |
| 26       | Maximum data-access time from clock at CL = X – 2                    | N/A                      | 00h        | N/A                      | 00h        |
| 27       | Minimum row precharge time   | t <sub>RP</sub> = 30 ns  | 1Eh        | t <sub>RP</sub> = 36 ns  | 24h        |
| 28       | Minimum row-active to row-active delay                               | t <sub>RRD</sub> = 24 ns | 18h        | t <sub>RRD</sub> = 24 ns | 18h        |
| 29       | Minimum $\overline{\text{RASx}}$ -to- $\overline{\text{CASx}}$ delay | t <sub>RCD</sub> = 30 ns | 1Eh        | t <sub>RCD</sub> = 30 ns | 1Eh        |
| 30       | Minimum $\overline{\text{RASx}}$ pulse width                         | t <sub>RAS</sub> = 60 ns | 3Ch        | t <sub>RAS</sub> = 72 ns | 48h        |
| 31       | Density of each bank on module                                       | 16M Bytes                | 04h        | 16M Bytes                | 04h        |
| 32       | Command and address signal input setup time                          | t <sub>IS</sub> = 3 ns   | 30h        | t <sub>IS</sub> = 3 ns   | 30h        |
| 33       | Command and address signal input hold time                           | t <sub>IH</sub> = 1 ns   | 10h        | t <sub>IH</sub> = 1.5 ns | 15h        |
| 34       | Data signal input setup time   | t <sub>IS</sub> = 3 ns   | 30h        | t <sub>IS</sub> = 3 ns   | 30h        |
| 35       | Data signal input hold time  | t <sub>IH</sub> = 1 ns   | 10h        | t <sub>IH</sub> = 1.5 ns | 15h        |
| 36–61    | Superset features (may be used in the future)                        |                          |            |                          |            |
| 62       | SPD revision   | Rev. 2                   | 02h        | Rev. 2                   | 02h        |
| 63       | Checksum for byte 0–62   | 136                      | 88h        | 228                      | E4h        |
| 64–71    | Manufacturer's JEDEC ID code per JEP – 106E                          | 97h                      | 9700...00h | 97h                      | 9700...00h |
| 72       | Manufacturing location†  | TBD                      |            | TBD                      |            |
| 73–90    | Manufacturer's part number†  | TBD                      |            | TBD                      |            |
| 91       | Die revision code†   | TBD                      |            | TBD                      |            |
| 92       | PCB revision code†   | TBD                      |            | TBD                      |            |
| 93–94    | Manufacturing date†  | TBD                      |            | TBD                      |            |
| 95–98    | Assembly serial number†  | TBD                      |            | TBD                      |            |
| 99–125   | Manufacturer specific data†  | TBD                      |            | TBD                      |            |
| 126–127  | Vendor specific data†  | TBD                      |            | TBD                      |            |
| 128–166  | System integrator's specific data‡                                   | TBD                      |            | TBD                      |            |
| 167–255  | Open   |                          |            |                          |            |

† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).




# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

---

## device symbolization (TM2SJ64EPU)



YY = Year Code  
MM = Month Code  
T = Assembly Site Code  
-SS = Speed Code

NOTE A: Location of symbolization may vary.


**TM2SJ64EPU 2097152 BY 64-BIT  
SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM**

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

**MECHANICAL DATA**

**BDM (R-SODIMM-N144)**

**SMALL OUTLINE DUAL IN-LINE MEMORY MODULE**



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MO-190



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

- Organization: 2 097 152 x 64 Bits
- Single 3.3-V Power Supply ( $\pm 10\%$  Tolerance)
- Designed for 66-MHz 4-Clock Systems
- JEDEC 144-Pin Small-Outline Dual-In-Line Memory Module (SODIMM) Without Buffer for Use With Socket
- Uses Eight 16M-Bit Synchronous Dynamic RAMs (SDRAMs) ( $2M \times 8$ -Bit) in Plastic Thin Small-Outline Packages (TSOPs)
- Byte-Read/Write Capability
- Read Latencies 2 and 3 Supported
- Performance Ranges:
- Support Burst-Interleave and Burst-Interrupt Operations
- Burst Length Programmable to 1, 2, 4, and 8
- Two Banks for On-Chip Interleaving (Gapless Access)
- Ambient Temperature Range  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$
- Gold-Plated Contacts
- Pipeline Architecture
- High-Speed, Low-Noise Low-Voltage TTL (LVTTTL) Interface
- Serial Presence Detect (SPD) Using EEPROM

|              | SYNCHRONOUS<br>CLOCK CYCLE<br>TIME |                              | ACCESS TIME<br>CLOCK TO<br>OUTPUT |                              | REFRESH<br>INTERVAL |
|--------------|------------------------------------|------------------------------|-----------------------------------|------------------------------|---------------------|
|              | $t_{\text{CK3}}$<br>(CL = 3)‡      | $t_{\text{CK2}}$<br>(CL = 2) | $t_{\text{AC3}}$<br>(CL = 3)      | $t_{\text{AC2}}$<br>(CL = 2) |                     |
|              | 'xSJ64EPU-12A†                     | 12 ns                        | 15 ns                             | 9 ns                         |                     |
| 'xSJ64EPU-12 | 12 ns                              | 18 ns                        | 9 ns                              | 10 ns                        | 64 ms               |

† –12A speed device is supported only at  $-5$  to  $10\%$   $V_{\text{DD}}$

‡ CL = CAS latency

## description

The TM2SJ64EPU is a 16M-byte, 144-pin small-outline dual-in-line memory module (SODIMM). The SODIMM is composed of eight TMS626812DGE, 2097152 x 8-bit SDRAMs, each in a 400-mil, 44-pin plastic thin small-outline package (TSOP) mounted on a substrate with decoupling capacitors. See the TMS626812 data sheet (literature number SMOS687).

## operation

The TM2SJ64EPU operates as eight TMS626812DGE devices that are connected as shown in the TM2SJ64EPU functional block diagram.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1998, Texas Instruments Incorporated

# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

DUAL-IN-LINE MEMORY MODULE  
(TOP VIEW)



TM2SJ64EPU  
(SIDE VIEW)



## PIN NOMENCLATURE

|                         |                                 |
|-------------------------|---------------------------------|
| A[0:10]                 | Row Address Inputs              |
| A[0:8]                  | Column Address Inputs           |
| A11/BA0, BA1            | Bank-Select                     |
| $\overline{\text{CAS}}$ | Column-Address Strobe           |
| CKE[0:1]                | Clock Enable                    |
| CK[0:3]                 | System Clock                    |
| DQ[0:63]                | Data-In/Data-Out                |
| DQMB[0:7]               | Data-In/Data-Out<br>Mask Enable |
| NC                      | No Connect                      |
| $\overline{\text{RAS}}$ | Row-Address Strobe              |
| S0, S1                  | Chip-Select                     |
| SCL                     | SPD Clock                       |
| SDA                     | SPD Address/Data                |
| V <sub>DD</sub>         | 3.3-V Supply                    |
| V <sub>SS</sub>         | Ground                          |
| WE                      | Write Enable                    |

# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## Pin Assignments

| NO. | PIN<br>NAME     | NO. | PIN<br>NAME             | NO. | PIN<br>NAME     | NO. | PIN<br>NAME     |
|-----|-----------------|-----|-------------------------|-----|-----------------|-----|-----------------|
| 1   | V <sub>SS</sub> | 37  | DQ8                     | 73  | NC              | 109 | A9              |
| 2   | V <sub>SS</sub> | 38  | DQ40                    | 74  | CK1             | 110 | BA1             |
| 3   | DQ0             | 39  | DQ9                     | 75  | V <sub>SS</sub> | 111 | A10             |
| 4   | DQ32            | 40  | DQ41                    | 76  | V <sub>SS</sub> | 112 | A11             |
| 5   | DQ1             | 41  | DQ10                    | 77  | NC              | 113 | V <sub>DD</sub> |
| 6   | DQ33            | 42  | DQ42                    | 78  | NC              | 114 | V <sub>DD</sub> |
| 7   | DQ2             | 43  | DQ11                    | 79  | NC              | 115 | DQMB2           |
| 8   | DQ34            | 44  | DQ43                    | 80  | NC              | 116 | DQMB6           |
| 9   | DQ3             | 45  | V <sub>DD</sub>         | 81  | V <sub>DD</sub> | 117 | DQMB3           |
| 10  | DQ35            | 46  | V <sub>DD</sub>         | 82  | V <sub>DD</sub> | 118 | DQMB7           |
| 11  | V <sub>DD</sub> | 47  | DQ12                    | 83  | DQ16            | 119 | V <sub>SS</sub> |
| 12  | V <sub>DD</sub> | 48  | DQ44                    | 84  | DQ48            | 120 | V <sub>SS</sub> |
| 13  | DQ4             | 49  | DQ13                    | 85  | DQ17            | 121 | DQ24            |
| 14  | DQ36            | 50  | DQ45                    | 86  | DQ49            | 122 | DQ56            |
| 15  | DQ5             | 51  | DQ14                    | 87  | DQ18            | 123 | DQ25            |
| 16  | DQ37            | 52  | DQ46                    | 88  | DQ50            | 124 | DQ57            |
| 17  | DQ6             | 53  | DQ15                    | 89  | DQ19            | 125 | DQ26            |
| 18  | DQ38            | 54  | DQ47                    | 90  | DQ51            | 126 | DQ58            |
| 19  | DQ7             | 55  | V <sub>SS</sub>         | 91  | V <sub>SS</sub> | 127 | DQ27            |
| 20  | DQ39            | 56  | V <sub>SS</sub>         | 92  | V <sub>SS</sub> | 128 | DQ59            |
| 21  | V <sub>SS</sub> | 57  | NC                      | 93  | DQ20            | 129 | V <sub>DD</sub> |
| 22  | V <sub>SS</sub> | 58  | NC                      | 94  | DQ52            | 130 | V <sub>DD</sub> |
| 23  | DQMB0           | 59  | NC                      | 95  | DQ21            | 131 | DQ28            |
| 24  | DQMB4           | 60  | NC                      | 96  | DQ53            | 132 | DQ60            |
| 25  | DQMB1           | 61  | CK0                     | 97  | DQ22            | 133 | DQ29            |
| 26  | DQMB5           | 62  | CKE0                    | 98  | DQ54            | 134 | DQ61            |
| 27  | V <sub>DD</sub> | 63  | V <sub>DD</sub>         | 99  | DQ23            | 135 | DQ30            |
| 28  | V <sub>DD</sub> | 64  | V <sub>DD</sub>         | 100 | DQ55            | 136 | DQ62            |
| 29  | A0              | 65  | $\overline{\text{RAS}}$ | 101 | V <sub>DD</sub> | 137 | DQ31            |
| 30  | A3              | 66  | $\overline{\text{CAS}}$ | 102 | V <sub>DD</sub> | 138 | DQ63            |
| 31  | A1              | 67  | $\overline{\text{WE}}$  | 103 | A6              | 139 | V <sub>SS</sub> |
| 32  | A4              | 68  | CKE1                    | 104 | A7              | 140 | V <sub>SS</sub> |
| 33  | A2              | 69  | $\overline{\text{S0}}$  | 105 | A8              | 141 | SDA             |
| 34  | A5              | 70  | NC                      | 106 | A11/BA0         | 142 | SCL             |
| 35  | V <sub>SS</sub> | 71  | $\overline{\text{S1}}$  | 107 | V <sub>SS</sub> | 143 | V <sub>DD</sub> |
| 36  | V <sub>SS</sub> | 72  | NC                      | 108 | V <sub>SS</sub> | 144 | V <sub>DD</sub> |



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM


SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## small-outline dual-in-line memory module and components

The small-outline dual-in-line memory module and components include:

- PC substrate:  $1,10 \pm 0,1$  mm (0.04 inch) nominal thickness
- Bypass capacitors: Multilayer ceramic
- Contact area: Nickel plate and gold plate over copper

## functional block diagram



Legend:

CS = Chip select

SPD = Serial presence detect

# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## absolute maximum ratings over ambient temperature range (unless otherwise noted)<sup>†</sup>

|   |                  |
|---|------------------|
| Supply voltage range, $V_{DD}$ .....        | –0.5 V to 4.6 V  |
| Voltage range on any pin (see Note 1) ..... | – 0.5 V to 4.6 V |
| Short-circuit output current .....          | 50 mA            |
| Power dissipation: .....                    | 8 W              |
| Ambient temperature range, $T_A$ .....      | 0°C to 70°C      |
| Storage temperature range, $T_{stg}$ .....  | – 55°C to 150°C  |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

## recommended operating conditions

|              |   | MIN  | NOM            | MAX | UNIT |
|--------------|---|------|----------------|-----|------|
| $V_{DD}$     | Supply voltage                              | 3    | 3.3            | 3.6 | V    |
| $V_{SS}$     | Supply voltage                              | 0    |                |     | V    |
| $V_{IH}$     | High-level input voltage                    | 2    | $V_{DD} + 0.3$ |     | V    |
| $V_{IH-SPD}$ | High-level input voltage for the SPD device | 2    | 5.5            |     | V    |
| $V_{IL}$     | Low-level input voltage <sup>‡</sup>        | –0.3 | 0.8            |     | V    |
| $T_A$        | Ambient temperature                         | 0    | 70             |     | °C   |

<sup>‡</sup>  $V_{IL}$  MIN = –1.5 V ac (pulse width  $\leq$  5 ns)

## capacitance over recommended ranges of supply voltage and ambient temperature, $f = 1$ MHz (see Note 2)<sup>§</sup>

| PARAMETERS     |   | TM2SJ64EPU |     | UNIT |
|----------------|---|------------|-----|------|
|                |   | MIN        | MAX |      |
| $C_{i(CK)}$    | Input capacitance, CK input   | 5          |     | pF   |
| $C_{i(AC)}$    | Input capacitance, address and control inputs: A0–A11, $\overline{RASx}$ , $\overline{CASx}$ , $\overline{WEx}$ | 5          |     | pF   |
| $C_{i(CKE)}$   | Input capacitance, CKE input  | 5          |     | pF   |
| $C_o$          | Output capacitance  | 8          |     | pF   |
| $C_{i(DQMBx)}$ | Input capacitance, DQMBx input  | 5          |     | pF   |
| $C_{i(Sx)}$    | Input capacitance, $\overline{Sx}$ input  | 5          |     | pF   |
| $C_{i/o(SDA)}$ | Input/output capacitance, SDA input   | 9          |     | pF   |
| $C_{i(SPD)}$   | Input capacitance, SPD inputs (except SDA)  | 7          |     | pF   |

<sup>§</sup> Specifications in this table represent a single SDRAM device.

NOTE 2:  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ . Bias on pins under test is 0 V.



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 3)†

| PARAMETER          |   | TEST CONDITIONS   | '2SJ64EPU-12A   |      | '2SJ64EPU-12 |      | UNIT |
|--------------------|---|---|-----------------|------|--------------|------|------|
|                    |   |   | MIN             | MAX  | MIN          | MAX  |      |
| V <sub>OH</sub>    | High-level output voltage                           | I <sub>OH</sub> = - 2 mA  | 2.4             |      | 2.4          |      | V    |
| V <sub>OL</sub>    | Low-level output voltage                            | I <sub>OL</sub> = 2 mA  |                 | 0.4  |              | 0.4  | V    |
| I <sub>I</sub>     | Input current (leakage)                             | 0 V < V <sub>I</sub> < V <sub>DD</sub> + 0.3 V,<br>All other pins = 0 V to V <sub>DD</sub>  |                 | ± 10 |              | ± 10 | µA   |
| I <sub>O</sub>     | Output current (leakage)                            | 0 V < V <sub>O</sub> < V <sub>DD</sub> + 0.3 V, Output disabled   |                 | ± 10 |              | ± 10 | µA   |
| I <sub>CC1</sub>   | Operating current                                   | Burst length = 1,<br>t <sub>RC</sub> ≥ t <sub>RC</sub> MIN<br>I <sub>OH</sub> /I <sub>OL</sub> = 0 mA, one bank<br>activated (see Note 4) | CAS latency = 2 | 85   |              | 75   | mA   |
|                    |   |   | CAS latency = 3 | 95   |              | 95   | mA   |
| I <sub>CC2P</sub>  | Precharge standby current in<br>power-down mode     | CKE ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = 15 ns (see Note 5)   |                 | 2    |              | 2    | mA   |
| I <sub>CC2PS</sub> |   | CKE and CK ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = ∞ (see Note 6)  |                 | 2    |              | 2    | mA   |
| I <sub>CC2N</sub>  | Precharge standby current in<br>non-power-down mode | CKE ≥ V <sub>IH</sub> MIN, t <sub>CK</sub> = 15 ns (see Note 5)   |                 | 30   |              | 30   | mA   |
| I <sub>CC2NS</sub> |   | CKE ≥ V <sub>IH</sub> MIN, CK ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = ∞<br>(see Note 6)  |                 | 2    |              | 2    | mA   |
| I <sub>CC3P</sub>  | Active standby current in<br>power-down mode        | CKE ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = 15 ns (see Note 5)   |                 | 8    |              | 8    | mA   |
| I <sub>CC3PS</sub> |   | CKE and CK ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = ∞ (see Note 6)  |                 | 8    |              | 8    | mA   |
| I <sub>CC3N</sub>  | Active standby current in<br>non-power-down mode    | CKE ≥ V <sub>IH</sub> MIN, t <sub>CK</sub> = 15 ns (see Note 5)   |                 | 35   |              | 35   | mA   |
| I <sub>CC3NS</sub> |   | CKE ≥ V <sub>IH</sub> MIN, CK ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = ∞<br>(see Note 6)  |                 | 10   |              | 10   | mA   |
| I <sub>CC4</sub>   | Burst current                                       | Page burst, I <sub>OH</sub> /I <sub>OL</sub> = 0 mA<br>All banks activated,<br>n <sub>CCD</sub> = one cycle<br>(see Note 7)               | CAS latency = 2 | 130  |              | 110  | mA   |
|                    |   |   | CAS latency = 3 | 155  |              | 155  | mA   |
| I <sub>CC5</sub>   | Auto-refresh current                                | t <sub>RC</sub> ≤ t <sub>RC</sub> MIN   | CAS latency = 2 | 75   |              | 70   | mA   |
|                    |   |   | CAS latency = 3 | 85   |              | 85   | mA   |
| I <sub>CC6</sub>   | Self-refresh current                                | CKE ≤ V <sub>IL</sub> MAX   |                 | 2    |              | 2    | mA   |

† Specifications in this table represent a single SDRAM device.

- NOTES: 3. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.  
 4. Control, DQ, and address inputs change state twice during t<sub>RC</sub>.  
 5. Control, DQ, and address inputs change state once every 30 ns.  
 6. Control, DQ, and address inputs do not change.  
 7. Control, DQ, and address inputs change once every cycle.



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## ac timing requirements †‡

|   | '2SJ64EPU-12A§               |         | '2SJ64EPU-12 |         | UNIT  |
|---|------------------------------|---------|--------------|---------|-------|
|   | MIN                          | MAX     | MIN          | MAX     |       |
| t <sub>AC2</sub> Access time, CK high to data out, CAS latency = 2 (see Note 8)                   |                              | 9       |              | 10      | ns    |
| t <sub>AC3</sub> Access time, CK high to data out, CAS latency = 3 (see Note 8)                   |                              | 9       |              | 9       | ns    |
| t <sub>CK2</sub> Cycle time, CK, CAS latency = 2  | 15                           |         | 18           |         | ns    |
| t <sub>CK3</sub> Cycle time, CK, CAS latency = 3  | 12                           |         | 12           |         | ns    |
| t <sub>LZ</sub> Delay time, CK high to DQ in low-impedance state (see Note 9)                     | 3                            |         | 3            |         | ns    |
| t <sub>HZ</sub> Delay time, CK high to DQ in high-impedance state (see Note 10)                   |                              | 10      |              | 10      | ns    |
| t <sub>RAS</sub> Delay time, ACTV command to DEAC or DCAB command                                 | 60                           | 100 000 | 72           | 100 000 | ns    |
| t <sub>RC</sub> Delay time, ACTV, MRS, REFR, or SLFR to ACTV, MRS, REFR, or SLFR command          | 90                           |         | 108          |         | ns    |
| t <sub>RCD</sub> Delay time, ACTV command to READ, READ-P, WRT, or WRT-P command (see Note 11)    | 30                           |         | 30           |         | ns    |
| t <sub>RP</sub> Delay time, DEAC or DCAB command to ACTV, MRS, REFR, or SLFR command              | 30                           |         | 36           |         | ns    |
| t <sub>RRD</sub> Delay time, ACTV command in one bank to ACTV command in the other bank           | 24                           |         | 24           |         | ns    |
| t <sub>RSA</sub> Delay time, MRS command to ACTV, MRS, REFR, or SLFR command                      | 24                           |         | 24           |         | ns    |
| t <sub>APR</sub> Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command           | $t_{RP} - (CL - 1) * t_{CK}$ |         |              |         | ns    |
| t <sub>OH</sub> Hold time, CK high to data out  | 3                            |         | 3            |         | ns    |
| t <sub>IH</sub> Hold time, address, control, and data input                                       | 1                            |         | 1.5          |         | ns    |
| t <sub>CESP</sub> Power down/self-refresh exit time   | 10                           |         | 10           |         | ns    |
| t <sub>CH</sub> Pulse duration, CK high   | 4                            |         | 4            |         | ns    |
| t <sub>CL</sub> Pulse duration, CK low  | 4                            |         | 4            |         | ns    |
| t <sub>IS</sub> Setup time, address, control, and data input                                      | 3                            |         | 3            |         | ns    |
| t <sub>APW</sub> Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command             | 60                           |         | 60           |         | ns    |
| t <sub>WR</sub> Delay time, final data in of WRT operation to DEAC or DCAB command                | 15                           |         | 20           |         | ns    |
| t <sub>T</sub> Transition time (see Note 12)  | 1                            | 5       | 1            | 5       | ns    |
| t <sub>REF</sub> Refresh interval   |                              | 64      |              | 64      | ms    |
| n <sub>CCD</sub> Delay time, READ or WRT command to an interrupting command                       | 1                            |         | 1            |         | cycle |
| n <sub>CDD</sub> Delay time, CS low or high to input enabled or inhibited                         | 0                            | 0       | 0            | 0       | cycle |
| n <sub>CLE</sub> Delay time, CKE high or low to CK enabled or disabled                            | 1                            | 1       | 1            | 1       | cycle |
| n <sub>CWL</sub> Delay time, final data in of WRT operation to READ, READ-P, WRT, WRT-P           | 1                            |         | 1            |         | cycle |
| n <sub>DID</sub> Delay time, ENBL or MASK command to enabled or masked data in                    | 0                            | 0       | 0            | 0       | cycle |
| n <sub>DOD</sub> Delay time, ENBL or MASK command to enabled or masked data out                   | 2                            | 2       | 2            | 2       | cycle |
| n <sub>HZP2</sub> Delay time, DEAC or DCAB command to DQ in high-impedance state, CAS latency = 2 |                              | 2       |              | 2       | cycle |
| n <sub>HZP3</sub> Delay time, DEAC or DCAB command to DQ in high-impedance state, CAS latency = 3 |                              | 3       |              | 3       | cycle |
| n <sub>WCD</sub> Delay time, WRT command to first data in   | 0                            | 0       | 0            | 0       | cycle |

† All references are made to the rising transition of CK unless otherwise noted.

‡ Specifications in this table represent a single SDRAM device.

§ -12A speed device is supplied only at -5% to +10% V<sub>DD</sub>

- NOTES:
8. t<sub>AC</sub> is referenced from the rising transition of CK that is previous to the data-out cycle. For example, the first data out t<sub>AC</sub> is referenced from the rising transition of CKx that is CAS latency – one cycle after the READ command. Access time is measured at output reference level 1.4 V.
  9. t<sub>LZ</sub> is measured from the rising transition of CLK that is CAS latency – one cycle after the READ command.
  10. t<sub>HZ</sub> MAX defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
  11. For read or write operations with automatic deactivate, t<sub>RCD</sub> must be set to satisfy minimum t<sub>RAS</sub>.
  12. Transition time, t<sub>T</sub>, is measured between V<sub>IH</sub> and V<sub>IL</sub>.



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## serial presence detect

The serial presence detect (SPD) is contained in a 2K-bit serial EEPROM located on the module. The SPD nonvolatile EEPROM contains various data such as module configuration, SDRAM organization, and timing parameters (see Table 1). Only the first 128 bytes are programmed by Texas Instruments, while the remaining 128 bytes are available for customer use. Programming is done through an IIC bus using the clock (SCL) and data (SDA) signals. All Texas Instruments modules comply with the current JEDEC SPD Standard. See the *Texas Instruments Serial Presence Detect Technical Reference* (literature number SMMU001) for further details.

Table 1 lists the functions of the TM2SJ64EPU.

**Table 1. Serial Presence Detect Data**

| BYTE NO. | DESCRIPTION OF FUNCTION  | TM2SJ64EPU-12A  |      | TM2SJ64EPU-12  |      |
|----------|--|---|------|--|------|
|          |  | ITEM  | DATA | ITEM   | DATA |
| 0        | Defines number of bytes written into serial memory during module manufacturing | 128 bytes   | 80h  | 128 bytes  | 80h  |
| 1        | Total number of bytes of SPD memory device                                     | 256 bytes   | 08h  | 256 bytes  | 08h  |
| 2        | Fundamental memory type (FPM, EDO, SDRAM, . . .)                               | SDRAM   | 04h  | SDRAM  | 04h  |
| 3        | Number of row addresses on this assembly                                       | 11  | 0Bh  | 11   | 0Bh  |
| 4        | Number of column addresses on this assembly                                    | 9   | 09h  | 9  | 09h  |
| 5        | Number of module rows on this assembly   | 1 bank  | 01h  | 1 bank   | 01h  |
| 6        | Data width of this assembly  | 64 bits   | 40h  | 64 bits  | 40h  |
| 7        | Data width continuation  |   | 00h  |  | 00h  |
| 8        | Voltage interface standard of this assembly                                    | LVTTTL  | 01h  | LVTTTL   | 01h  |
| 9        | SDRAM cycle time at maximum supported CAS latency (CL), CL = X                 | t <sub>CK</sub> = 12 ns   | C0h  | t <sub>CK</sub> = 12 ns  | C0h  |
| 10       | SDRAM access from clock at CL = X  | t <sub>AC</sub> = 9 ns  | 90h  | t <sub>AC</sub> = 9 ns   | 90h  |
| 11       | SODIMM configuration type (non-parity, parity, error-correcting code [ECC])    | Non-Parity  | 00h  | Non-Parity   | 00h  |
| 12       | Refresh rate/type  | 15.6 μs/<br>self-refresh  | 80h  | 15.6 μs/<br>self-refresh   | 80h  |
| 13       | SDRAM width, primary DRAM  | x8  | 08h  | x8   | 08h  |
| 14       | Error-checking SDRAM data width  | N/A   | 00h  | N/A  | 00h  |
| 15       | Minimum clock delay, back-to-back random column addresses                      | 1 CK cycle  | 01h  | 1 CK cycle   | 01h  |
| 16       | Burst lengths supported  | 1, 2, 4, 8  | 0Fh  | 1, 2, 4, 8   | 0Fh  |
| 17       | Number of banks on each SDRAM device   | 2 banks   | 02h  | 2 banks  | 02h  |
| 18       | CAS latencies supported  | 2, 3  | 06h  | 2, 3   | 06h  |
| 19       | CS latency   | 0   | 01h  | 0  | 01h  |
| 20       | Write latency  | 0   | 01h  | 0  | 01h  |
| 21       | SDRAM module attributes  | Non-buffered/<br>Non-registered   | 00h  | Non-buffered/<br>Non-registered  | 00h  |
| 22       | SDRAM device attributes: general   | V <sub>DD</sub> tolerance =<br>(+10%)/(-5%).<br>Burst read/write,<br>precharge all,<br>auto precharge | 1Eh  | V <sub>DD</sub> tolerance =<br>(± 10%),<br>Burst read/write,<br>precharge all,<br>auto precharge | 0Eh  |
| 23       | Minimum clock cycle time at CL = X - 1   | t <sub>CK</sub> = 15 ns   | F0h  | t <sub>CK</sub> = 18 ns  | 30h  |



# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## serial presence detect (continued)

**Table 1. Serial Presence Detect Data (Continued)**

| BYTE NO. | DESCRIPTION OF FUNCTION  | TM2SJ64EPU-12A           |            | TM2SJ64EPU-12            |            |
|----------|--|--------------------------|------------|--------------------------|------------|
|          |  | ITEM                     | DATA       | ITEM                     | DATA       |
| 24       | Maximum data-access time from clock at CL = X – 1                    | t <sub>AC</sub> = 9.0 ns | 90h        | t <sub>AC</sub> = 10 ns  | A0h        |
| 25       | Minimum clock cycle time at CL = X – 2                               | N/A                      | 00h        | N/A                      | 00h        |
| 26       | Maximum data-access time from clock at CL = X – 2                    | N/A                      | 00h        | N/A                      | 00h        |
| 27       | Minimum row precharge time   | t <sub>RP</sub> = 30 ns  | 1Eh        | t <sub>RP</sub> = 36 ns  | 24h        |
| 28       | Minimum row-active to row-active delay                               | t <sub>RRD</sub> = 24 ns | 18h        | t <sub>RRD</sub> = 24 ns | 18h        |
| 29       | Minimum $\overline{\text{RASx}}$ -to- $\overline{\text{CASx}}$ delay | t <sub>RCD</sub> = 30 ns | 1Eh        | t <sub>RCD</sub> = 30 ns | 1Eh        |
| 30       | Minimum $\overline{\text{RASx}}$ pulse width                         | t <sub>RAS</sub> = 60 ns | 3Ch        | t <sub>RAS</sub> = 72 ns | 48h        |
| 31       | Density of each bank on module                                       | 16M Bytes                | 04h        | 16M Bytes                | 04h        |
| 32       | Command and address signal input setup time                          | t <sub>IS</sub> = 3 ns   | 30h        | t <sub>IS</sub> = 3 ns   | 30h        |
| 33       | Command and address signal input hold time                           | t <sub>IH</sub> = 1 ns   | 10h        | t <sub>IH</sub> = 1.5 ns | 15h        |
| 34       | Data signal input setup time   | t <sub>IS</sub> = 3 ns   | 30h        | t <sub>IS</sub> = 3 ns   | 30h        |
| 35       | Data signal input hold time  | t <sub>IH</sub> = 1 ns   | 10h        | t <sub>IH</sub> = 1.5 ns | 15h        |
| 36–61    | Superset features (may be used in the future)                        |                          |            |                          |            |
| 62       | SPD revision   | Rev. 2                   | 02h        | Rev. 2                   | 02h        |
| 63       | Checksum for byte 0–62   | 136                      | 88h        | 228                      | E4h        |
| 64–71    | Manufacturer's JEDEC ID code per JEP – 106E                          | 97h                      | 9700...00h | 97h                      | 9700...00h |
| 72       | Manufacturing location†  | TBD                      |            | TBD                      |            |
| 73–90    | Manufacturer's part number†  | TBD                      |            | TBD                      |            |
| 91       | Die revision code†   | TBD                      |            | TBD                      |            |
| 92       | PCB revision code†   | TBD                      |            | TBD                      |            |
| 93–94    | Manufacturing date†  | TBD                      |            | TBD                      |            |
| 95–98    | Assembly serial number†  | TBD                      |            | TBD                      |            |
| 99–125   | Manufacturer specific data†  | TBD                      |            | TBD                      |            |
| 126–127  | Vendor specific data†  | TBD                      |            | TBD                      |            |
| 128–166  | System integrator's specific data‡                                   | TBD                      |            | TBD                      |            |
| 167–255  | Open   |                          |            |                          |            |

† TBD indicates values are determined at manufacturing time and are module dependent.

‡ These TBD values are determined and programmed by the customer (optional).




# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

---

## device symbolization (TM2SJ64EPU)



YY = Year Code  
MM = Month Code  
T = Assembly Site Code  
-SS = Speed Code

NOTE A: Location of symbolization may vary.


# TM2SJ64EPU 2097152 BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULES — SODIMM

SMMS687B – AUGUST 1997 – REVISED FEBRUARY 1998

## MECHANICAL DATA

**BDM (R-SODIMM-N144)**

**SMALL OUTLINE DUAL IN-LINE MEMORY MODULE**



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MO-190



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

|                             |  |
|-----------------------------|--|
| Amplifiers                  | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             |
| Data Converters             | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     |
| DSP                         | <a href="http://dsp.ti.com">dsp.ti.com</a>                         |
| Clocks and Timers           | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>           |
| Interface                   | <a href="http://interface.ti.com">interface.ti.com</a>             |
| Logic                       | <a href="http://logic.ti.com">logic.ti.com</a>                     |
| Power Mgmt                  | <a href="http://power.ti.com">power.ti.com</a>                     |
| Microcontrollers            | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> |
| RFID                        | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>               |
| RF/IF and ZigBee® Solutions | <a href="http://www.ti.com/lprf">www.ti.com/lprf</a>               |

### Applications

|                    |  |
|--------------------|--|
| Audio              | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                   |
| Automotive         | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>         |
| Broadband          | <a href="http://www.ti.com/broadband">www.ti.com/broadband</a>           |
| Digital Control    | <a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a> |
| Medical            | <a href="http://www.ti.com/medical">www.ti.com/medical</a>               |
| Military           | <a href="http://www.ti.com/military">www.ti.com/military</a>             |
| Optical Networking | <a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a> |
| Security           | <a href="http://www.ti.com/security">www.ti.com/security</a>             |
| Telephony          | <a href="http://www.ti.com/telephony">www.ti.com/telephony</a>           |
| Video & Imaging    | <a href="http://www.ti.com/video">www.ti.com/video</a>                   |
| Wireless           | <a href="http://www.ti.com/wireless">www.ti.com/wireless</a>             |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2008, Texas Instruments Incorporated