

Dual P-Channel High Density Trench MOSFET



PRODUCT SUMMARY

V_{DSS}	I_D	$R_{DS(on)}$ (m-ohm) Max
- 30V	- 4.9A	53 @ $V_{GS} = - 10V$
	- 3.6A	95 @ $V_{GS} = - 4.5V$

FEATURES

- Super high dense cell trench design for low $R_{DS(on)}$.
- Rugged and reliable.
- Surface Mount package.

So-8



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous ^a @ $T_A = 25\text{ }^{\circ}\text{C}$ -Pulse ^b	I_D	- 4.9	A
	I_{DM}	- 20	A
Drain-Source Diode Forward Current ^a	I_S	- 1.7	A
Maximum Power Dissipation ^a	P_D	2.0	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	- 55 to 150	$^{\circ}\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	R_{thJA}	62.5	$^{\circ}\text{C/W}$
--	------------	------	----------------------

Note :

a. Surface Mounted on FR4 Board , $t \leq 10\text{sec}$.

b. Pulse Test : Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.



ELECTRICAL CHARACTERISTICS ($T_A = 25\text{ }^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V , I _D = -250uA	-30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -24V , V _{GS} = 0V			-1	uA
Gate-Body Leakage	I _{GSS}	V _{GS} = -20V , V _{DS} = 0V			-100	nA
ON CHARACTERISTICS ^b						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250uA	-1.2	-1.8	-2.4	V
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = -10V , I _D = -4.6A		42	53	m-ohm
		V _{GS} = -4.5V , I _D = -2.0A		67	95	m-ohm
DRAIN-SOURCE DIODE CHARACTERISTICS ^b						
Diode Forward Voltage	V _{SD}	V _{GS} = 0V , I _S = -1.0A			-1.0	V
DYNAMIC CHARACTERISTICS ^c						
Input Capacitance	C _{ISS}	V _{DS} = -15V , V _{GS} = 0V f = 1.0MHz		970		pF
Output Capacitance	C _{OSS}			170		pF
Reverse Transfer Capacitance	C _{RSS}			120		pF
SWITCHING CHARACTERISTICS ^c						
Turn-On Delay Time	t _{D(ON)}	V _{DD} = -15V , I _D = -1A V _{GEN} = -10V R _L = 15 ohm R _{GEN} = 10 ohm		5.36		ns
Rise Time	t _r			7.76		ns
Turn-Off Delay Time	t _{D(OFF)}			15.84		ns
Fall Time	t _f			9.84		ns
Total Gate Charge	Q _g	V _{DS} = -15V , I _D = -1A V _{GS} = -10V		18.2		nC
		V _{DS} = -15V , I _D = -1A V _{GS} = -4.5V		9.2		nC
Gate-Source Charge	Q _{gs}	V _{DS} = -15V , I _D = -1A		2.64		nC
Gate-Drain Charge	Q _{gd}	V _{GS} = -10V		3.52		nC

Note :

b. Pulse Test : Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.

c. Guaranteed by design, not subject to production testing.

P-Channel :




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature

P-Channel :




Figure 7. Gate Charge




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Maximum Safe Operating Area




Figure 10. Switching Test Circuit and Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve