

**tenx** reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses **tenx** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **tenx** and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that **tenx** was negligent regarding the design or manufacture of the part.



# **AMENDMENT HISTORY**

Version	Date	Description
V1.0	2023/8/15	New release.
V1.1	2023/9/22	Operation voltage modify Other details
V1.2	2024/5/30	<ol> <li>Operation voltage modify (p22)</li> <li>FW must force ADCSRV=0 before enter Stop/Halt/Idle mode.(p69)</li> </ol>
V1.3	2024/6/14	Add QFN-48 package type
V1.4	2024/7/3	LCD pump start-up note




# CONTENTS

AME	ENDMENT HISTORY	2
GEN	ERAL DESCRIPTION	5
BLO	CK DIAGRAM	5
FEA'	TURES	6
PIN .	ASSIGNMENT	9
DIE	PAD LIST	
	DESCRIPTION	
	CTIONAL DESCRIPTION	
	CPU Core	
	<ul> <li>1.1 Accumulator (ACC)</li> <li>1.2 B Register (B)</li> <li>1.3 Stack Pointer (SP)</li> <li>1.4 Dual Data Pointer (DPTRs)</li> <li>1.5 Program Status Word (PSW)</li> </ul>	
2.	Memory	16
	<ul><li>2.1 Program Memory</li><li>2.2 EEPROM</li><li>2.3 Data Memory</li></ul>	18
3.	Power Management	22
4.	Reset	25
	<ul> <li>4.1 Power on Reset (POR)</li> <li>4.2 External Pin Reset</li> <li>4.3 Software Reset</li> <li>4.4 Watch Dog Timer Reset</li> <li>4.5 Low Voltage Reset (LVR)</li> </ul>	
5.	Clock Circuitry & Operation Mode	27
	<ul><li>5.1 System Clock</li><li>5.2 Operation Modes</li></ul>	
6.	Interrupt & Wake-up	
	<ul> <li>6.1 Interrupt Enable and Priority Control</li> <li>6.2 Pin Interrupt &amp; Wake up</li> <li>6.3 Idle mode Wake up and Interrupt</li> <li>6.4 Halt/Stop mode Wake up and Interrupt</li> </ul>	
7.	I/O Ports	
	<ul> <li>7.1 Port1 &amp; Port3</li> <li>7.2 Port0, Port2 &amp; Port4</li> </ul>	



8. Timers	45
<ul><li>8.1 Timer0 / Timer1 / Timer2</li><li>8.2 Timer3</li></ul>	
9. UART	51
10. Resistance to Frequency Converter (RFC)	53
11. LCD / LED Driver	56
12. PWM	63
13. Touch Key	66
14. 12-bit SAR ADC	68
15. Serial Peripheral Interface (SPI)	70
16. Master I <sup>2</sup> C Interface	74
17. Cyclic Redundancy Check (CRC)	77
10 La Cinaria Envelation (ICE) Made	78
18. In Circuit Emulation (ICE) Mode	
SFR & CFGW MAP	
	79
SFR & CFGW MAP	79 81
SFR & CFGW MAP SFR & CFGW DESCRIPTION	79 81 92
SFR & CFGW MAP SFR & CFGW DESCRIPTION INSTRUCTION SET	79 81 92 95
SFR & CFGW MAP SFR & CFGW DESCRIPTION INSTRUCTION SET ELECTRICAL CHARACTERISTICS	
SFR & CFGW MAP SFR & CFGW DESCRIPTION INSTRUCTION SET ELECTRICAL CHARACTERISTICS	
SFR & CFGW MAP SFR & CFGW DESCRIPTION INSTRUCTION SET ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings DC Characteristics ( $T_A=25$ °C)	
SFR & CFGW MAPSFR & CFGW DESCRIPTIONINSTRUCTION SETELECTRICAL CHARACTERISTICSAbsolute Maximum RatingsDC Characteristics ( $T_A=25^{\circ}C$ )Operation Voltage ( $V_{DD}$ ) ( $T_A=25^{\circ}C$ )	
SFR & CFGW MAPSFR & CFGW DESCRIPTIONINSTRUCTION SETELECTRICAL CHARACTERISTICSAbsolute Maximum RatingsDC Characteristics ( $T_A=25^{\circ}C$ )Operation Voltage ( $V_{DD}$ ) ( $T_A=25^{\circ}C$ )ADC, BandGap & POR Characteristics	
SFR & CFGW MAPSFR & CFGW DESCRIPTIONINSTRUCTION SETELECTRICAL CHARACTERISTICSAbsolute Maximum RatingsDC Characteristics ( $T_A=25$ °C)Operation Voltage ( $V_{DD}$ ) ( $T_A=25$ °C)ADC, BandGap & POR CharacteristicsClock Timing ( $T_A=25$ °C)	






# **GENERAL DESCRIPTION**

**TM52-F2384** is a version of a new, fast 8051 architecture for an 8-bit microcontroller single chip with an instruction set fully compatible with industry standard 8051, C language development platform, and retains most 8051 peripheral's functional block. Typically, the **TM52-F2384** executes instructions six times faster than the standard 8051 architecture.

The **TM52-F2384** provides improved performance, lower cost and fast time-to-market by integrating features on the chip, including 16K Bytes MTP program memory, 128 Bytes EEPROM, 1024 Bytes SRAM, Low Voltage Reset (LVR), Low Battery Detector (LBD), dual clock power saving operation mode, SPI Interface, Master I2C Interface, 8051 standard UART and Timer0/1/2, adjustable real time clock Timer3, LCD/LED Driver, Touch Key, 12-bit SAR ADC, 6 set 8-bit PWM, Resistance to Frequency Converter (RFC) and Watchdog Timer. Its high reliability and low power consumption feature can be widely applied in consumer, industry and home appliance products.

# **BLOCK DIAGRAM**



TM52F2384



# FEATURES

### 1. Standard 8051 Instruction set, fast machine cycle

• Executes instructions six times faster than the standard 8051.

### 2. 16K Bytes MTP Program Memory

- Support "In Circuit Programming" (ICP) or "In System Programming" (ISP) for the MTP code
- Support Byte Write "In Application Programming" (IAP) mode.
- 10000 write cycles & 10 years data retention

### 3. 128 Bytes EEPROM

• 50,000 write cycles & 10 years data retention

### 4. Total 1280 Bytes SRAM (IRAM + XRAM)

- 256 Bytes IRAM in the 8051 internal data memory area
- 1024 Bytes XRAM in the 8051 external data memory area (accessed by MOVX Instruction)

### 5. Five System Clock type Selections

- Fast clock from Internal Fast RC (FRC, 14.7456 MHz)
- Fast clock from Internal Medium RC (MRC, 6MHz  $@V_{DD} = 3V$ , 2.3MHz  $@V_{DD} = 1.5V$ )
- Fast clock from External RC (RFC)
- Slow clock from Slow Crystal (SXT, 32768Hz)
- Slow clock from Internal Slow RC (SRC, 75KHz  $@V_{DD} = 3V$ , 35KHz  $@V_{DD} = 1.5V$ )
- System Clock can be divided by 1/2/4/16 option

#### 6. 8051 Standard Timer – Timer0 / 1 / 2

- 16-bit Timer0, also supports RFC or SXT/16 clock input counting
- 16-bit Timer1, also supports SXT/16 clock input counting
- 16-bit Timer2, also supports SXT/16 clock input counting

#### 7. 23-bit Timer3 used for Real Time 32768Hz Crystal counting

- $\pm 0.5$  ppm ~ 61 ppm interrupt rate adjustable
- MSB 8-bit overflow auto-reload
- 16ms ~1.0 sec or overflow Interrupt

#### 8. 10-Channel Touch Key

9. 12-bit SAR ADC

#### 10. Resistance to Frequency Converter (RFC)

- RFC can be used for Temperature or Humidity sensor
- RFC clock can be used as System clock source



### 11. 8051 Standard UART

- Support One Wire UART
- Extra Baud rate generator
- Can use P3.0/P3.1 or P1.2/1.3 pins

#### 12. SPI Interface

- Master or Slave mode selectable
- Programmable transmit bit rate
- Serial clock phase and polarity options
- MSB-first or LSB-first selectable

#### 13. Master I2C Interface

### 14. 14-Sources, 4-level priority Interrupt

- Timer0 / Timer1 / Timer2 / Timer3 Interrupt
- INT0 / INT1 Falling-Edge / Low-Level Interrupt
- Pin Change Interrupt
- P2.7 (INT2) Interrupt
- SPI / I2C / UART Interrupt
- Touch Key / ADC Interrupt
- PWM5 Interrupt
- LBD Interrupt

# 15. Pin Interrupt can Wake up CPU from Power-Down (Stop) mode

- P3.2 / P3.3 / P2.7 (INT0 / INT1 / INT2) Interrupt & Wake-up
- Port1/2/3 pin can be defined as Interrupt & Wake-up pin (by pin change)

#### 16. Max. 40 Programmable I/O pins

- CMOS Output
- Pseudo-Open-Drain, or Open-Drain Output
- Schmitt Trigger Input
- Pin Pull-up can be Enabled or Disabled

# 17. LCD Controller / Driver

- 1/3 ~ 1/8 Duty
- 4 COM x 44 SEG ~ 8 COM x 40 SEG selectable
- 1/3 LCD Bias voltage, VL1 = VLCD/3, VL2 = VLCD\*2/3, VL3 = VLCD
  - > PUMP=0: VLCD (VL3) =  $V_{BAT}$ \*3/5 ~  $V_{BAT}$ \*5/5 (16 steps Brightness level)
  - > PUMP=1: VLCD (VL3) =  $V_{BAT}$ \*1.2 ~  $V_{BAT}$ \*2 (16 steps Brightness level)
- 1/2 LCD Bias voltage, PUMP=1: VL1 =  $V_{BAT}$ , VL2 = VLCD =  $V_{BAT}$ \*2
- Frame Rate: 40~90Hz



### 18. LED Controller / Driver

- Max. 8 COM x 36 SEG
- 60 mA High Sink COM, Active Low
- Dot Matrix Mode (DMX), up to  $8 \times 7 = 56$  dots

### **19. BandGap Voltage Reference for Low Battery Detection (LBD)**

• Detect  $V_{BAT}$  voltage level from 1.8V to 3.7V

### 20. Built-in tiny current LDO Regulator for chip internal power supply $(V_{DD})$

- $V_{DD}$  voltage level can be set to  $0.375*V_{BAT} \sim 0.725*V_{BAT}$  for power saving
- Must set  $V_{DD} > 1.4V$

### 21. Watch Dog Timer based on Slow Clock

22. CRC Code check

# 23. 6 set 8-bit PWM

- Adjustable Period & Clock Pre-scale
- PWM0P / PWM0N support Pump Voltage Drive
- PWM1 with 300mA sink current capability
- PWM5 can generate Interrupt

#### 24. Five types Reset

- Power on Reset (1.1V or 1.7V)
- Selectable External Pin Reset
- Selectable Watch Dog Reset
- Software Command Reset
- Low Voltage Reset (LVR, 1.7V ~ 3.6V)

#### 25. Five types Operation Mode

• Fast / Slow / Idle / Halt / Stop mode

#### 26. On-chip Debug / ICE interface

• Use P1.2 / P1.3 pin, share with ICP programming pin

#### 27. Operating Voltage and Current

- $V_{BAT} = 1.7V \sim 5.5V (25 °C) (> 2V \text{ for ADC}, >3V \text{ for EEPROM})$
- Total 3.2uA Halt mode Current with LCD on  $@V_{BAT} = 3V, V_{DD} = 1.5V$


#### 28. Operating Temperature Range

•  $-40^{\circ}C \sim +105^{\circ}C$ 


#### 29. 64/48 pin LQFP Package, 48-QFN Package



# PIN ASSIGNMENT




*Note*: SEG44~47 only support LCD mode, does not support LED mode. *Note*: For low power application, all digital IOs (including unbounded or unused) should avoid high-impedance settings.



*Note*: SEG44~47 only support LCD mode, does not support LED mode. *Note*: For low power application, all digital IOs (including unbounded or unused) should avoid high-impedance settings.



# **DIE PAD LIST**



*Note*: VDDA and VBAT need bonding together

*Note*: VSSI, VSSA and VSS need bonding together

Note: The two P35 PADs are connected inside chip, double bond for high sink application



# **PIN DESCRIPTION**

Name	In/Out	Pin Description
P1.0~P1.7 P3.3~P3.7	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or "open-drain" output. Pull-up resistors are assignable by software.
P3.0~P3.2	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or "pseudo open drain" output. Pull-up resistors are assignable by software.
P0.0~P0.7 P2.0~P2.7 P4.0~P4.7	I/O	Bit-programmable I/O port for Schmitt-trigger input or CMOS push-pull output. Pull-up resistors are assignable by software.
INT0, INT1	Ι	External low level or falling edge Interrupt input, Idle/Halt/Stop mode wake up input
INT2	Ι	External falling edge Interrupt input, Idle/Halt/Stop mode wake up input
RXD	I/O	UART Mode0 transmit & receive data, Mode1/2/3 receive data
TXD	I/O	UART Mode0 transmit clock, Mode1/2/3 transmit data. In One Wire UART mode, this pin transmits and receives serial data.
MISO	I/O	SPI data input for Master mode, data output for Slave mode
MOSI	I/O	SPI data output for Master mode, data input for Slave mode
SCK	I/O	SPI clock output for Master or clock input for Slave mode
MSCL	0	Master I2C SCL
MSDA	I/O	Master I2C SDA
T0, T1, T2	Ι	Timer0, Timer1, Timer2 event count pin input
T2EX	Ι	Timer2 external trigger input
TCO	0	System clock divided by 2 output
PWM0P, PWM0N	0	Positive and Negative PWM0 output, support pump voltage drive
PWM1~PWM3 PWM4A, PWM4B PWM5	0	PWM outputs PWM1 with 300mA sink capability
RFC0R~RFC2R	0	RFC resistor connection pin
RFCX	Ι	RFC clock input pin
SEG0~SEG2	0	LED segment output (for DC high/low voltage output)
SEG3~SEG43	0	LCD / LED segment output
SEG44~SEG47	0	LCD segment output
COM0~COM7	0	LCD / LED common output
VLX	_	Add 1uF capacitor to VSS for LCD pump; otherwise, connect this pin to VBAT.
AD0~AD11	Ι	12-bit ADC channel input
TK0~TK9	Ι	Touch Key Input
RSTn	Ι	External active low reset input
SX1, SX2	-	32768 Crystal / Resonator oscillator connection for System Clock (SXT)
VDD	_	LDO Regulator output and internal power supply. Add 1uF capacitor to VSS for 5V/3V application. Connect to VBAT for 1.5V application.
VBAT, VSS	Р	Power input pin and ground, VBAT is the I/O pin power supply

Note: Digital I/O pins voltage swing from  $V_{SS}$  to  $V_{BAT}.$ 

Note: P1.0~P1.7, P2.4~P2.5, P3.0~P3.1 and P3.4~P3.7 support Pin Change Interrupt & Wake-up



# FUNCTIONAL DESCRIPTION

# 1. CPU Core

In the 8051 architecture, the C programming language is used as a development platform. The TM52 device features a fast 8051 core in a highly integrated microcontroller, allowing designers to be able to achieve improved performance compared to a classic 8051 device. TM52 series microcontrollers provide a complete binary code with standard 8051 instruction set compatibility, ensuring an easy migration path to accelerate the development speed of system products. The CPU core includes an ALU, a program status word (PSW), an accumulator (ACC), a B register, a stack point (SP), DPTRs, a program counter, an instruction decoder, and core special function registers (SFRs).

### **1.1 Accumulator (ACC)**

This register provides one of the operands for most ALU operations. Accumulators are generally referred to as A or Acc and sometimes referred to as Register A. In this document, the accumulator is represented as "A" or "ACC," including the instruction table. The accumulator, as its name suggests, is used as a general register to accumulate the intermediate results of a large number of instructions. The accumulator is the most important and frequently used register to complete arithmetic and logical operations. It holds the intermediate results of most arithmetic and logic operations and assists in data transportation.

SFR E0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ACC	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

E0h.7~0 ACC: Accumulator

#### 1.2 B Register (B)

The "B" register is very similar to the ACC and may hold a 1 Byte value. This register provides the second operand for multiply or divide instructions. Otherwise, it may be used as a scratch pad register. The B register is only used by two 8051 instructions, MUL and DIV. When A is to be multiplied or divided by another number, the other number is stored in B. For MUL and DIV instructions, it is necessary that the two operands be in A and B.

SFR F0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
В	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F0h.7~0 **B:** B register

#### **1.3 Stack Pointer (SP)**

The SP register contains the Stack Pointer. The Stack Pointer is used to load the program counter into memory during LCALL and ACALL instructions and is used to retrieve the program counter from memory in RET and RETI instructions. The stack may also be saved or loaded using PUSH and POP instructions, which also increment and decrement the Stack Pointer. The Stack Pointer points to the top location of the stack.

SFR <b>81h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SP	SP							
R/W		R/W						
Reset	0	0	0	0	0	1	1	1

81h.7~0 SP: Stack Point



### 1.4 Dual Data Pointer (DPTRs)

TM52 device has two DPTRs, which share the same SFR address. Each DPTR is 16 bits in size and consists of two registers: the DPTR high byte (DPH) and the DPTR low byte (DPL). The DPTR is used for 16-bit-address external memory accesses, for offset code byte fetches, and for offset program jumps. Setting the DPSEL control bit allows the program code to switch between the two physical DPTRs.

DPL DPL						
R/W R/W	R/W					
Reset         0 <th>0</th>	0					

82h.7~0 **DPL:** Data Point low byte

SFR 83h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DPH		DPH						
R/W		R/W						
Reset	0	0	0	0	0	0	0	0

83h.7~0 **DPH:** Data Point high byte

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	_		TKSOC	ADSOC	CLRWDT	CLRTM3	STPRFC	DPSEL
R/W	_		R/W	R/W	R/W	R/W	R/W	R/W
Reset	_		0	0	0	0	0	0

F8h.0 **DPSEL:** Active DPTR Select

#### 1.5 Program Status Word (PSW)

This register contains status information resulting from CPU and ALU operations. The instructions that affect the PSW are listed below.

Instruction	Flag				
Instruction	С	OV	AC		
ADD	Х	Х	Х		
ADDC	Х	Х	Х		
SUBB	Х	Х	Х		
MUL	0	Х			
DIV	0	Х			
DA	Х				
RRC	Х				
RLC	Х				
SETB C	1				

Instruction	Flag						
Instruction	С	OV	AC				
CLR C	0						
CPL C	Х						
ANL C, bit	Х						
ANL C, /bit	Х						
ORL C, bit	Х						
ORL C, /bit	Х						
MOV C, bit	Х						
CJNE	Х						

A "0" means the flag is always cleared, a "1" means the flag is always set and an "X" means that the state of the flag depends on the result of the operation.



SFR D0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PSW	CY	AC	F0	RS1	RS0	OV	F1	Р
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

D0h.7 **CY:** ALU carry flag

D0h.6 AC: ALU auxiliary carry flag

D0h.5 **F0:** General purpose user-definable flag

- D0h.4~3 **RS1, RS0:** The contents of (RS1, RS0) enable the working register banks as:
  - 00: Bank 0 (00h~07h)
  - 01: Bank 1 (08h~0Fh)
  - 10: Bank 2 (10h~17h)
  - 11: Bank 3 (18h~1Fh)
- D0h.2 **OV:** ALU overflow flag
- D0h.1 **F1:** General purpose user-definable flag
- D0h.0 **P:** Parity flag. Set/cleared by hardware each instruction cycle to indicate odd/even number of "one" bits in the accumulator.

	PSW										
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
CY	AC	FO	RS1	RS0	ov	F1	Р				
		/	$\overline{)}$								

												7
/	$\setminus$					Reg	gistei	Bar	1k 3			
<b>D</b> 01		<b>D</b> 1	<b>1</b> 18h	R0	R1	R2	R3	R4	R5	R6	R7	
RS1	RS0	Bank	$\vee$			Reg	gister	Bar	ık 2			]
1	1	3	10h	R0	R1	R2	R3	R4	R5	R6	R7	
1	0	2				Res	gister	Bar	ık 1			1
0	1	1	08h	R0	R1	R2	R3	R4	R5	R6	R7	1
0	0	0		Register Bank 0								
				R0	R1	R2	R3	R4	R5	R6	R7	1
			00h									




# 2. Memory

#### 2.1 Program Memory

The chip has a 16K Bytes MTP program memory, which can support In Circuit Programming (ICP), In Application Programming (IAP) and In System Programming (ISP) function modes. The MTP write endurance is at least 10000 cycles. The program memory address continuous space (0000h~3FFFh) is partitioned to several sectors for device operation.

### 2.1.1 Program Memory Functional Partition

The last 16 bytes (3FF0h~3FFFh) of program memory is defined as reserve area or chip Configuration Word (CFGWs). Three of them are loaded into the device control registers upon power on reset (POR). The 0000h~007Fh is occupied by Reset/Interrupt vectors as standard 8051 definition. In the in-circuit emulation (ICE) mode, address space 2D00h~2FFFh is reserved for ICE System communication.



#### 2.1.2 MTP ICP Mode

The MTP memory can be programmed by the tenx proprietary writer (TWR99/TWR100), which needs at least four wires (VBAT, VSS, P1.2, and P1.3 pins) to connect to this chip. If the user wants to program the MTP memory on the target circuit board (In Circuit Program, ICP), these pins must be reserved sufficient freedom to be connected to the Writer.

# 2.1.3 MTP IAP Mode

The chip has "In Application Program" (IAP) capability, which allows software to read/write data from/to the MTP memory during CPU run time as conveniently as data EEPROM access. The IAP function is byte writable, meaning that the chip does not need to erase one MTP page before write. The full MTP space is available for IAP access, except the CFGWH (address 3fffh).



### 2.1.4 IAP Mode Access Routines

**MTP IAP Write** is simply achieved by a "MOVX @DPTR, A" instruction while the DPTR contains the target MTP address (0~3FFEh), and the ACC contains the data being written. The chip accepts MTP write command only when MTPWE=1. MTP IAP writing requires approximately 1ms. Meanwhile, the CPU stays in a waiting state, but all peripheral modules (Timers, LCD, and others) continue running during the writing time. The software must handle the pending interrupts after an IAP write. The chip has a build-in IAP Time-out function for escaping write fail state.

MTP IAP writing needs higher VDD voltage and lower  $F_{SYSCLK}$ , typically VDD>4.0V and  $F_{SYSCLK} < 8MHz$ . Besides, S/W must disable WDT and enable LVR before IAP Write. Be careful to avoid the IAP write during VDD drops. It is recommended to insert at least 20uS delay between each write for the consecutive writing.

Because the Program memory and the IAP data space share the same entity, a **MTP IAP Read** can be performed by the "MOVX A, @DPTR" or "MOVC" instruction as well. A MTP IAP read does not require extra CPU wait time.


; IAP example code, need VDD > 4.0V & WDT disable

,	1 /	
MOV	DPTR, #3000h	; DPTR = 3000h = target IAP address
MOV	A, #5Ah	; $A = 5Ah = target IAP$ write data
MOV	AUX2, #02h	; IAP Time-Out function enable
MOV	97h, #65h	; MTPALL=1, enable IAP
MOV	0C9h, #47h	; MTPWE=1
MOVX	@DPTR, A	; MTP[3000h] = 5Ah, after IAP write
		; 1ms H/W writing time, CPU wait
MOV	0C9h, #00h	; MTPWE=0 immediately after IAP write
CLR	А	; $A = 0$
MOVX	A, @DPTR	; A = 5Ah
CLR	А	; $A = 0$
MOVC	A, @A+DPTR	; A = 5Ah



# 2.2 EEPROM

The chip contains 128 bytes of data EEPROM memory. It is organized as a separate data space, in which single bytes can be read and written. The EEPROM has an endurance of at least 50K write cycles.



(Only even addresses can be used, odd addresses are invalid)

**The EEPROM Write** is similar to the MTP IAP mode. It is simply achieved by a "MOVX @DPTR, A" instruction while the DPTR contains the target EEPROM address (EE00h~EEFEh, ADDR=ADDR+2), and the ACC contains the data being written. EEPROM writing requires approximately 2 ms @V<sub>BAT</sub>=3V, 1 ms @V<sub>BAT</sub>=5V. Meanwhile, the CPU stays in a waiting state, but all peripheral modules (Timers, LED, and others) continue running during the writing time. The software must handle the pending interrupts after an EEPROM write. The chip has a build-in EEPROM Time-out function shared with MTP IAP for escaping write fail state.

EEPROM writing needs higher VDD voltage, typically VDD > 3.0V. Besides, S/W must disable WDT and enable LVR before EEPROM Write. Be careful to avoid the EEPROM write during VDD drops. It is recommended to insert at least 20uS delay between each write for the consecutive writing.

**The EEPROM Read** can be performed by the "MOVX A, @DPTR" instruction as long as the target address points to the EE00h~EEFEh area. The EEPROM read require approximately 300ns.

; EEPROM example code, need  $V_{DD} > 3.0V$  & WDT disable

ANL	WDTCON, #0F3h	; Disable WDT
MOV	DPTR, #0EE00h	; DPTR=EE00h=target EEPROM[0] address
MOV	A, #0A5h	; A=A5h=target EEPROM[0] write data
MOV	0C9h, #0E2h	; EEPROM write enable
MOV	AUX2, #02h	; EEPROM Time-Out function enable
MOVX	@DPTR, A	; EEPROM[0]=0A5h, after EEPROM write
		; 1ms H/W writing time, CPU wait
MOV	0C9h, #00h	; EEPROM write disable, immediately after EEPROM write
CLR	А	; A=0
MOVX	A, @DPTR	; A=0A5h



SFR <b>97h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SWCMD		MTPALL / SWRST									
R/W	W										
Reset		_									
97h 7~0	MTPALL (	MTPALL (W). Write 65h to set MTPALL flag and enable MTPLAP: Write other value t									

97h.7~0 MTPALL (W): Write 65h to set MTPALL flag and enable MTP IAP; Write other value to clear MTPALL flag and disable IAP. It is recommended to clear it immediately after IAP access.

97h.0 MTPALL (R): Flag indicates MTP memory can be accessed by IAP or not.

SFR C9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				MTPWE	/ EEPWE			
IAPWE	MTPWE	IAPTO	EEPWE					
R/W	R/W	R/W	R/W			W		
Reset	0	0	0			_		

C9h.7~0 **IAPWE (W):** Write 47h to set MTPWE control flag; Write E2h to set EEPWE control flag; Write other value to clear MTPWE and EEPWE flag. It is recommended to clear it immediately after MTP or EEPROM write.

C9h.6 **IAPTO (R):** MTP (or EEPROM) write Time-Out flag, Set by H/W when MTP (or EEPROM) write Time-out occurs. Cleared by H/W when MTPWE=0 (or EEPWE=0).

C9h.5 **EEPWE (R):** Flag indicates EEPROM memory can be written or not, 1 = EEPROM write enable.

SFR D3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	P07ADC	P20ADC	P02TCO	LBDEDGE	VBGE	VBGOUT	IAF	PTE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	1	1

D3h.1~0 **IAPTE:** MTP (or EEPROM) write time-out enable.

00: Disable

01: wait 1ms to trigger time-out flag, and escape the write fail state

10: wait 4ms to trigger time-out flag, and escape the write fail state


11: wait 8ms to trigger time-out flag, and escape the write fail state

C9h.7 **MTPWE (R):** Flag indicates MTP memory can be written by IAP or not, 1 = MTP write enable.



# 2.3 Data Memory

As the standard 8051, the chip has both Internal and External Data Memory space. The Internal Data Memory space consists of 256 Bytes IRAM and SFRs, which are accessible through a rich instruction set. The External Data Memory space consists of 1024 Bytes XRAM, LCDRAM and IAP area, which can be only accessed by MOVX instruction.



# 2.3.1 IRAM

IRAM is located in the 8051 internal data memory space. The whole 256 Bytes IRAM are accessible using indirect addressing but only the lower 128 Bytes are accessible using direct addressing. There are four directly addressable register banks (switching by PSW), which occupy IRAM space from 00h to 1Fh. The address 20h to 2Fh 16 Bytes IRAM space is bit-addressable. IRAM can be used as scratch pad registers or program stack.


# 2.3.2 XRAM

XRAM is located in the 8051 external data memory space (address from FC00h to FFFFh). The 1024 Bytes XRAM can be only accessed by "MOVX" instruction.

# 2.3.3 SFRs

All peripheral functional modules such as I/O ports, Timers and UART operations for the device are accessed via Special Function Registers (SFRs). These registers occupy upper 128 Bytes of direct Data Memory space locations in the range 80h to FFh. There are 15 bit-addressable SFRs (which means that eight individual bits inside a single byte are addressable), such as ACC, B register, PSW, TCON, SCON, and others. The remaining SFRs are only byte addressable. SFRs provide control and data exchange with the resources and peripherals of the device. The TM52 series of microcontrollers provides complete binary code with standard 8051 instruction set compatibility. Beside the standard 8051 SFRs, the chip implements additional SFRs used to configure and access subsystems such as the SPI/LCD, which are unique to the chip.






	8/0	9/1	A/2	B/3	C/4	D/5	E/6	F/7
F8h	AUX1							
F0h	В	CRCDL	CRCDH	CRCIN		CFGVBG		CFGFRC
E8h	P4							
E0h	ACC	MICON	MIDAT					
D8h	CLKCON							
D0h	PSW		WDTCON	AUX2	PWM4DTY	PWM5DTY	PWM5PRD	PWMOE
C8h	T2CON	IAPWE	RCP2L	RCP2H	TL2	TH2	PWMCON	PWMCON2
C0h			LVSET	ADDTL	ADCON	ADDTH	XBAUD	EFTCON
B8h	IP	IPH	IP1	IP1H	SPCON	SPSTA	SPDAT	
B0h	P3	LCON	LCON2	TM3SEC	TM3DL	TM3DH	TM3RLD	TM3ADJ
A8h	IE	INTE1		TKDH	TKDL	TKCON	TKCON2	RFCON
A0h	P2	P3WKUP	P1MODL	P1MODH	P3MODL	P3MODH	P4OE	VCON
98h	SCON	SBUF	PWM0PRD	PWM0DTY	PWM1PRD	PWM1DTY	PWM2DTY	PWM3DTY
90h	P1	POOE	PINMODE	P2OE	OPTION	INTFLG	P1WKUP	SWCMD
88h	TCON	TMOD	TL0	TL1	TH0	TH1		
80h	P0	SP	DPL	DPH				PCON



#### 3. Power Management

VBAT pin is the power supply of this chip. It provides voltage source to the built-in tiny current LDO Regulator for device internal operation. The VDD pin is the LDO output, which needs an external 1uF capacitor connection to VSS for voltage level stability. If IVCS=0, LDO is disable and VDD is shorted to VBAT. If IVCS=1, LDO is enable and the  $V_{DD}$  voltage level is defined by VDDSET SFR. The  $V_{DD}$  range can be set as  $V_{BAT}$ \*0.375~ $V_{BAT}$ \*0.725. The lower  $V_{DD}$  voltage level causes lower chip current consumption, but user must also consider the System clock rate. Higher clock rate requires higher  $V_{DD}$  voltage level. User must keep  $V_{DD}$ >1.4V(25°C) for the chip's proper operation. In EEPROM write mode, user also needs to set  $V_{DD}$ >3V(25°C).



LDO Regulator & LVR/LBD

The 1.2V BandGap Voltage Reference module supports for Low Battery Detection (LBD) and LVR. User can refer to the  $V_{BAT}$  voltage level for setting the  $V_{DD}$  level by VDDSET SFR. The BandGap and LBD consume un-neglect current, so user should not use them too often. Since  $V_{BAT}$  voltage level changes very slowly, user can detect it once an hour or once a day to reduce current consumption.

SFR A7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
VCON	IVCS	PWRSAV	PORPD	LBDPD	LVRPD		VDDSET				
R/W	R/W	R/W	R/W	R/W	R/W		R/W				
Reset	0	0	0	1	1	1	1	1			
A7h.7	IVCS: Chip	internal LD	O Regulator	enable contro	1						
		able, $V_{DD} = $									
	1: LDO ena	able, $V_{DD} = L$	DO Regulato	or output							
A7h.6	<b>PWRSAV:</b>	Power saving	mode contro	ol							
	0: No powe	er saving									
	1: Power saving, disable POR in Halt mode, disable LVR/LBD in Idle/Halt/Stop mode, POR enable										
	time is $1/16$	5 duty.									
A7h.5	PORPD: PC	OR control, 1	=force POR o	lisable							
A7h.4	LBDPD: LB	BD control, 1	=force LBD o	disable							
A7h.3	LVRPD: LV	/R control, 1	=force LVR	disable							
A7h.2~0	VDDSET: \	<sub>DD</sub> voltage s	etting while l	VCS=1.							
	000: $V_{DD} =$	V <sub>BAT</sub> *0.375;			001: $V_{DD} = V$	и <sub>ват</sub> *0.425;					
	010: $V_{DD} =$	V <sub>BAT</sub> *0.475;			011: $V_{DD} = V$	<sub>BAT</sub> *0.525;					
	DD	$V_{BAT}*0.575;$			101: $V_{DD} = V$						
	110: $V_{DD} =$	$V_{BAT}*0.675;$			111: $V_{DD} = V$	<sub>BAT</sub> *0.725;					



Mode	PWRSAV	POR (PORPD=0)	LVR/LBD (LVRPD=LBDPD=0)
STOP		Off	
HALT	0		On
IDLE	0	On, Full Duty	Oli
FAST / SLOW			
STOP		Off	
HALT	1	Off	Off
IDLE		AGMOD=0: On, 1/16 Duty	
FAST / SLOW		AGMOD=1: On, Full Duty	On

SFR <b>CFh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWMCON2	PWRSAV2	PWM5CLR	PWM0VX2	PWM1SNK	PWM5CKS		PWM5PSC	
R/W	R/W	R/W	R/W	R/W	R/W		R/W	
Reset	0	1	0	0	0	0	0	0

CFh.7 **PWRSAV2:** Power saving mode control

0: No power saving

1: Reduce Slow mode current consumption

SFR C2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
LVSET		LVR	SEL			LBD	SEL				
R/W		R/	W			R/	W				
Reset	0	0	0	0	0	0	0	0			
C2h.7~4	LVRSEL: L	ow Voltage l	Reset select								
	0000: LVR	=1.73V			0001: LVR=	1.85V					
	0010: LVR	=1.98V			0011: LVR=	2.10V					
	0100: LVR	=2.22V			0101: LVR=	2.34V					
	0110: LVR	=2.46V			0111: LVR=	2.59V					
	1000: LVR	=2.71V			1001: LVR=2.83V						
	1010: LVR	=2.96V			1011: LVR=	3.09V					
	1100: LVR	=3.21V			1101: LVR=	3.33V					
	1110: LVR	=3.46V			1111: LVR=	3.58V					
C2h.3~0	LBDSEL: L	ow Battery D	Detector select	t							
	0000: LBD	=1.73V			0001: LBD=	1.85V					
	0010: LBD	=1.98V			0011: LBD=	2.10V					
	0100: LBD	=2.22V			0101: LBD=	2.34V					
	0110: LBD	=2.46V			0111: LBD=	2.59V					
	1000: LBD	=2.71V			1001: LBD=	2.83V					
	1010: LBD	1010: LBD=2.96V 1011: LBD=3.09V									
	1100: LBD	=3.21V			1101: LBD=						
	1110: LBD	=3.46V			1111: LBD=	3.58V					
CED C2L	D:47	D:4 (	D:4 5	D:4 4	D:4 2	D:4 0	D:4 1	D:4 0			

SFR C3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADDTL	LBDO	—	—	ADEOC	ADCDTL			
R/W	R		_	R	R			
Reset	I					_	_	—

C3h.7 LBDO: Low Battery Detector flag

If  $V_{BAT} < LBDSEL$ 's setting voltage, LBDO=1; otherwise LBDO=0.



SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LBDIF	—	TKIF	ADIF	PWMIF	IE2	PNCIF	TF3
R/W	R/W	—	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	—	0	0	0	0	0	0

95h.7 **LBDIF:** LBD Interrupt Flag

Set by H/W at LBDO's rising or falling edge. Cleared by H/W when CPU vectors into the interrupt service routine. S/W writes 7Fh to INTFLG to clear this flag.

SFR D3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	P07ADC	P20ADC	P02TCO	LBDEDGE	VBGE	VBGOUT	IAPTE	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/	W
Reset	0	0	0	0	0	0	1	1

D3h.4 **LBDEDGE:** LBDIF trigger condition

0: LBDIF trigger by LBDO's rising edge. (when  $V_{BAT}$  falling)

1: LBDIF trigger by LBDO's falling edge. (when  $V_{BAT}$  rising)

SFR F5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
CFGVBG		—	—	VBGTRIM					
R/W	_	—	—		R/W				
Reset	_	—	—	—	_	—	—	-	

F5h.4~0 **VBGTRIM:** VBG adjustment. It is automatically loaded with MTP's 3FFBh data at power on reset and can be read/written as any other SFR register in normal mode. (00h=lowest)



### 4. Reset

The chip has five types of reset methods. The CFGW and SFRs control the Reset functionality.

#### 4.1 Power on Reset (POR)

After Power on Reset, the chip stays on Reset state for 20ms as warm up time, then downloads the CFGWs register from MTP's last three words (other Reset dose not reload the CFGWs). The Power on Reset needs  $V_{BAT}$  voltage first discharge to near  $V_{SS}$  level, then rise beyond 1.0V or 1.7V, which is determined by the CFGWH. POR is disabled in Stop mode and enabled in others mode by VCON SFR control.

#### 4.2 External Pin Reset

External Pin Reset is active low. The RSTn pin needs to keep at least 2 SRC clock cycle long to be sampled by the chip. Pin Reset can be disabled or enabled by CFGWH.

#### 4.3 Software Reset

Software Reset is activated by writing the SFR 97h with data 56h.

#### 4.4 Watch Dog Timer Reset

WDT overflow Reset is disabled or enable by WDTCON SFR. The WDT uses slow clock as its counting time base. WDT overflow speed is defined by WDTPSC SFR. WDT is cleared by the chip Reset or CLRWDT SFR bit.

#### 4.5 Low Voltage Reset (LVR)

LVR is disabled or enable by VCON SFR. There are 16-level LVR can be selected by LVRSEL.

MTP <b>3FFFh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGWH	PROT	XRSTE	—	_	_	AGMOD	IAPHVS	_

3FFFh.6 **XRSTE:** Pin Reset enable, 1=enable.

3FFFh.2 **AGMOD:** Power on reset level select.

0: POR is 1.7V

1: POR is 1.1V

SFR <b>97h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SWCMD		MTPALL / SWRST								
R/W		W								
Reset		_								

97h.7~0 SWRST (W): Write 56h to generate S/W Reset.

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	_	—	TKSOC	ADSOC	CLRWDT	CLRTM3	STPRFC	DPSEL
R/W		_	R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

F8h.3 CLRWDT: Set to 1 to clear Watch Dog Timer.



SFR D2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTCON	IAPHTW		TM3PSC			WDTMOD WDTPSC		
R/W	R/W		R/W		R/	W	R/	W
Reset	0	0	0	1	0	0	0	0

D2h.3~2 **WDTMOD:** WDT control

00: WDT disable

01: WDT disable in Halt / Stop mode, enable in Idle / Slow / Fast mode

10: WDT disable in Idle / Halt / Stop mode, enable in Slow / Fast mode

11: WDT disable in Stop mode, enable in Halt / Idle / Slow / Fast mode

#### D2h.1~0 WDTPSC: WDT pre-scalar time select

00: WDT overflow is 2048 Slow clock cycle (64ms @SXT=32K)

01: WDT overflow is 4096 Slow clock cycle (128ms @SXT=32K)

10: WDT overflow is 8192 Slow clock cycle (256ms @SXT=32K)

11: WDT overflow is 16384 Slow clock cycle (512ms @SXT=32K)

SFR A7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
VCON	IVCS	PWRSAV	PORPD	LBDPD	LVRPD	VDDSET		
R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	1	1	1	1	1

A7h.6 **PWRSAV:** Power saving mode control

0: No power saving

1: Power saving, disable POR in Halt mode, disable LVR/LBD in Idle/Halt/Stop mode, POR enable time is 1/16 duty.

A7h.5 **PORPD:** POR control, 1=force POR disable

A7h.4 **LBDPD:** LBD control, 1=force LBD disable

A7h.3 **LVRPD:** LVR control, 1=force LVR disable

SFR C2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
LVSET		LVR	SEL			LBD	SEL	EL		
R/W		R/	W			R/	W			
Reset	0	0	0	0	0	0	0	0		
C2h.7~4	LVRSEL: L	low Voltage l	Reset select							
	0000: LVR	=1.73V			0001: LVR=	1.85V				
	0010: LVR	=1.98V			0011: LVR=	2.10V				
	0100: LVR	=2.22V			0101: LVR=	2.34V				
	0110: LVR	=2.46V			0111: LVR=2.59V					
	1000: LVR	=2.71V			1001: LVR=2.83V					
	1010: LVR	=2.96V			1011: LVR=	3.09V				
	1100: LVR	=3.21V			1101: LVR=	3.33V				
	1110: LVR	=3.46V			1111: LVR=	3.58V				
C2h.3~0	LBDSEL: L	ow Battery D	Detector select	t						
	0000: LBD	=1.73V			0001: LBD=	1.85V				
	0010: LBD	=1.98V			0011: LBD=	2.10V				
	0100: LBD	=2.22V			0101: LBD=	2.34V				
	0110: LBD	=2.46V			0111: LBD=	2.59V				
	1000: LBD	=2.71V			1001: LBD=	2.83V				
	1010: LBD	=2.96V			1011: LBD=	3.09V				
	1100: LBD	=3.21V			1101: LBD=3.33V					
	1110: LBD	=3.46V			1111: LBD=	3.58V				





# 5. Clock Circuitry & Operation Mode

### 5.1 System Clock

The chip is designed with dual-clock system. During runtime, user can directly switch the System clock from fast to slow or from slow to fast. It also can directly select a clock divider of 1, 2, 4 or 16. The Fast clock consists of FRC, MRC and RFC. The Slow clock can be selected as SXT or SRC. Fast mode and Slow mode are defined as the CPU running at Fast and Slow clock speeds. The five System Clock sources are list below.

**FRC** (Internal Fast RC, 14.7456 MHz @V<sub>BAT</sub> =  $2.5V \sim 5.5V$ ): FRC is the default Fast clock type. Its frequency is controlled by FRCF SFR, which is automatically loaded with CFGW data at power on reset. The FRC is trimmed to 14.7456 MHz in chip manufacturing. FRC can maintain stable frequency when Temperature and V<sub>BAT</sub> voltage change, but it needs higher V<sub>DD</sub> voltage and consumes higher current.

**MRC** (Internal Medium RC, 6MHz  $@V_{DD} = 3V$ , 2.3MHz  $@V_{DD} = 1.5V$ ): MRC frequency depends on  $V_{DD}$  voltage and differs chip by chip. The advantage of MRC is being able to work in lower  $V_{DD}$  voltage and consume lower current.

**RFC** (Resistance to Frequency Convert, External RC): RFC is usually used for RFC ADC measuring mode. Its frequency depends on External RC and  $V_{BAT}$ .

**SRC** (Internal Slow RC, 75KHz @ $V_{DD}$  = 3V, 35KHz @ $V_{DD}$  = 1.5V): After Reset, the chip is running at Slow mode with SRC clock. SRC can work in very low  $V_{DD}$  voltage and consumes very low current.

SXT (Slow Crystal, 32768Hz): SXT provides accurate real time base. It can work in very low  $V_{DD}$  voltage and consumes very low current.


The SXTKICK control bit can accelerate the Crystal start-up oscillating while  $V_{BAT} < 1.5V$ . To use this function, F/W needs to setup the LCD pump environment, which includes LCDPUMP=1, LCDCLK=10 (FASTCLK/128) and DSPON=1. After the Crystal oscillating becoming smooth, F/W must clear SXTKICK to reduce current consumption.

Before entering the Fast mode, S/W must select the Fast clock type in advance. If RFC is used as the Fast clock source, S/W also has to setup the pin mode and RFC related SFRs in advance.

Since Fast clock is useless in Slow mode, S/W can set STPFSUB=1 or STPRFC=1 to stop Fast Clock to reduce chip's current consumption. Before the chip switches to FRC, S/W must also consider the  $V_{DD}$  voltage level for chip operation safe range. The higher  $V_{DD}$  allows the chip to run at higher System Clock frequency. In typical condition, 16 MHz System Clock rate requires  $V_{DD}$ >2.5V.

The CLKCON SFR controls the System clock operating. H/W automatically blocks the S/W abnormally setting for this register. S/W can only change the Slow clock type in Fast mode, and change the Fast clock type in Slow mode. Never to write both STPFSUB=1 & SELFCK=1 in FRC/MRC mode. It is recommended to write this register bit by bit.





MTP 3FFDh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGFRC					FRCF			

3FFDh.6~0 FRCF: FRC frequency adjustment.

FRC is trimmed to 14.7456 MHz in chip manufacturing. FRCF records the trimming data.

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
CFGFRC	—		FRCF							
R/W	—		R/W							
Reset		-	-	—	_	—	—	—		

F7h.6~0 **FRCF:** FRC frequency adjustment. It is automatically loaded with MTP's 3FFDh data at power on reset and can be read/written as any other SFR register in normal mode. So the FRC clock speed can be changed on CPU run time by S/W. (00h=lowest)

SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	SXTGAIN		STPPCK	SXTKICK	UART1W	UARTP1	T2SEL	T1SEL
R/W	R/W		R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	0	0	0	0	0	0

94h.7~6 **SXTGAIN:** 32768 SXT oscillator gain, 3=Highest gain, 0=Lowest gain. Higher gain can shorten the Crystal oscillation warm-up time. Lower gain can reduce oscillation current.

94h.5 **STPPCK:** Set 1 to stop UART/Timer0/Timer1/Timer2 clock in Idle mode for current reducing.

94h.4 **SXTKICK:** Set 1 to kick SXT by LCD pump voltage, for crystal start up  $@V_{BAT} < 1.5V$ 

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	-	-	TKSOC	ADSOC	CLRWDT	CLRTM3	STPRFC	DPSEL
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W
Reset		_	0	0	0	0	0	0

F8h.1	<b>STPRFC:</b> Set 1 to stop RFC clock oscillating
1 01111	



SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
CLKCON	FCK	ГҮРЕ	SELFCK	SCKTYPE	STPFSUB	STPSCK	CLK	PSC			
R/W	R/	W	R/W	R/W	R/W	R/W	R/	W			
Reset	0	0	0	0	0	1	1	1			
D8h.7~6	FCKTYPE:	Fast clock ty	pe select, Th	nese bits can	be changed o	nly in Slow 1	mode (SELF	CK=0)			
	00: Fast clo	ock is FRC									
	10: Fast clock is MRC										
	11: Fast clock is RFC, S/W must setup RFC oscillating circuitry before this setting.										
D8h.5	<b>SELFCK:</b> System clock select. This bit can be changed only when STPFSUB=0 or FCKTYPE=3.										
	0: Slow clo	0: Slow clock (SRC / SXT)									
	1: Fast cloc	k (FRC / M	RC / RFC)								
D8h.4	SCKTYPE:	Slow clock	Гуре. This bi	it can be chan	ged only in H	Fast mode (S	ELFCK=1).				
	0: SRC										
	1: SXT, P0	.7 and P2.0 a	re crystal oso	cillator pins							
D8h.3	STPFSUB: 1	FRC / MRC	clock stop co	ontrol. This bi	t can be chan	iged only wh	en SELFCK=	=0 or			
	FCKTYPE=	3.									
	0: FRC / M	RC clock run	nning								
	1: Stop FRO	C / MRC clo	ck for power	saving in Slo	w / Idle mod	le.					
D8h.2	STPSCK: Se	et 1 to stop S	low clock af	ter PD=1 (Ha	lt / Stop mod	le entry contr	col)				
D8h.1~0	CLKPSC: S	ystem clock	prescaler. Ef	fective after	16 clock cycl	es (Max.) de	lay.				
	00: System	clock is Fast	/Slow clock	divided by 10	5						
	01: System	clock is Fast	/Slow clock	divided by 4							
	10: System	clock is Fast	/Slow clock	divided by 2							
	11: System	clock is Fast	Slow clock	divided by 1							

Note: In crystal mode, user should set the P0.7/P2.0 (SXT) pins as Input with Pull-up (section7).

*Note:* In the Power on stage, FW must wait until  $V_{DD} > 2.2V$ , before switch to FRC/1.

		CLKCON (D8	Sh)	
SYSCLK	bit7~6	bit5	bit4	bit3
	FCKTYPE	SELFCK	SCKTYPE	STPFSUB
Fast RFC (*1)	11	1	Х	Х
Fast MRC	10	1	Х	0
Fast FRC	00	1	Х	0
Slow SXT	XX	0	1	Х
Slow SRC	XX	0	0	Х
Fast type change	$AB \leftarrow \rightarrow CD$	0	Х	Х
Slow type change	00, 01, 10	1	$0 \leftarrow \rightarrow 1$	0
Slow type change	11 (RFC mode)	1	$0 \leftarrow \rightarrow 1$	Х
Stop FRC/MRC	00, 01, 10	0	Х	$0 \rightarrow 1$
Stop FRC/MRC	11 (RFC mode)	Х	Х	$0 \rightarrow 1$
Start FRC/MRC	00, 01, 10	0	Х	$1 \rightarrow 0$
Start FRC/MRC	11 (RFC mode)	Х	Х	$1 \rightarrow 0$
Switch to FRC/MRC	00, 01, 10	$0 \rightarrow 1$	Х	0
Switch to RFC (*1)	11 (RFC mode)	$0 \rightarrow 1$	Х	Х
Switch to SRC/SXT	00, 01, 10	$1 \rightarrow 0$	Х	0
Switch to SRC/SXT	11 (RFC mode)	$1 \rightarrow 0$	Х	Х

(\*1) also need RFC related SFRs proper setting



### **5.2 Operation Modes**

There are five operation modes for this chip. **Fast Mode** is defined as the CPU running at Fast clock speed. **Slow Mode** is defined as the CPU running at Slow clock speed. When the System clock speed is lower, the power consumption is lower.

**Idle Mode** is entered by setting the IDL bit in PCON SFR. Both Fast and Slow clock can be set as the System clock source in Idle Mode, but Slow clock is better for power saving. In Idle mode, the CPU puts itself to sleep while the on-chip peripherals stay active. The STPPCK bit can be set to furthermore reduce Idle mode current. If STPPCK=1, Timer0/1/2 and UART are stopped in Idle mode. The slower System clock rate also helps current saving. It can be achieved by setup the CLKPSC SFR to divide System clock frequency. Idle mode is terminated by Reset or enabled Interrupts wake up.

**Halt Mode** is entered by setting the PD bit in PCON SFR while STPSCK is cleared. Both Fast and Slow mode can switch to Halt mode. In Halt mode, all clocks stop except the Timer3, WDT, PWMs and LCD could be alive if they are enabled with Slow clock source. Halt mode is terminated by Reset, pin wake up or Timer3/PWM interrupt.

**Stop Mode** is entered by setting the PD bit in PCON SFR while STPSCK is set. This mode is the so-called "Power Down" mode in standard 8051. In Stop mode, all clocks stop. Stop Mode can be terminated by Reset or pin wake up.

*Note:* Chip cannot enter Stop/Halt mode if INTn pin is low and wakeup is enable. (INTn=0 and EXn=1, n=0,1,2)

SFR <b>87h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	_	—	—	GF1	GF0	PD	IDL
R/W	R/W		—	—	R/W	R/W	R/W	R/W
Reset	0		—	—	0	0	0	0

87h.1 **PD:** Power down control bit, set 1 to enter Stop/Halt mode.

87h.0 **IDL:** Idle mode control bit, set 1 to enter Idle mode.



# 6. Interrupt & Wake-up

The chip has an 14-source four-level priority interrupt structure. All enabled Interrupts can wake up CPU from Idle mode, but only the Pin Interrupts can wake up CPU from Stop mode. The Halt mode can be waked up by Time3, PWM and Pin Interrupts. Each interrupt source has its own enable control bit. An interrupt event will set its individual Interrupt Flag, no matter whether its interrupt enable control bit is 0 or 1. The Interrupt vectors and flags are list below.

Vector	Flag	Description
0003	IE0	INT0 external pin Interrupt (can wake up Stop/Halt mode)
000B	TF0	Timer0 Interrupt
0013	IE1	INT1 external pin Interrupt (can wake up Stop/Halt mode)
001B	TF1	Timer1 Interrupt
0023	RI+TI	Serial Port (UART) Interrupt
002B	TF2+EXF2	Timer2 Interrupt
0033		Reserved for ICE mode use
003B	TF3	Timer3 Interrupt (can wake up Halt mode)
0043	PNCIF	Pin change Interrupt (can wake up Stop/Halt mode)
004B	IE2	INT2 external pin Interrupt (can wake up Stop/Halt mode)
0053	TKIF+ADIF	Touch Key / ADC Interrupt
005B	SPIF+WCOL	SPI Interrupt
0063	LBDIF	LBD Interrupt
006B	PWMIF	PWM Interrupt (can wake up Halt mode)
0073	I2CIF	Master I2C Interrupt

Interrupt Vector & Flag

#### 6.1 Interrupt Enable and Priority Control

The IE and INTE1 SFRs decide whether the pending interrupt is serviced by CPU. The P1WKUP and P3WKUP controls the individual Port1~3 pin's wake-up and interrupt capability. The IP, IPH, IP1 and IP1H SFRs decide the interrupt priority. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

SFR <b>96h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
P1WKUP		P1WKUP									
R/W				R/	W						
Reset	0	0	0	0	0	0	0	0			
	D1IVIZID I			XX 1 / X .	. 11	. 1 1 1	7 11				

96h.7~0 **P1WKUP:** P1.7~P1.0 pin individual Wake-up / Interrupt enable control. 1=Enable

SFR A1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>P3WKUP</b>	P37WK	P36WK	P35WK	P34WK	P25WK	P24WK	P31WK	P30WK
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

A1h.7~0 **P3WKUP:** P3.7~4, P2.5~4, P3.1~0 pin individual Wake-up / Interrupt enable control. 1=Enable



SFR A8h	D' -	Dist	D' 7	<b>D</b> ' 4		D': 2		D'				
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	EA	_	ET2	ES	ET1	EX1	ET0	EX0				
R/W	R/W	_	R/W	R/W 0	R/W 0	<u>R/W</u>	R/W 0	R/W				
Reset	0		0	0	0	0	0	0				
A8h.7	EA: Global i	-										
		all Interrupts.		ad havita indi		mt control h	:+					
A 01. 5					vidual interru	ipt control b	11					
A8h.5	ET2: Timer2											
A8h.4		ES: Serial Port (UART) interrupt enable. 1= Enable ET1: Timer1 interrupt enable. 1= Enable										
A8h.3	*											
A8h.2	<b>EX1:</b> External INT1 pin Interrupt enable and Stop/Halt mode wake up enable											
	0: Disable INT1 pin Interrupt and Stop/Halt mode wake up											
	1: Enable INT1 pin Interrupt and Stop/Halt mode wake up, it can wake up CPU from Stop/Halt mode no matter EA is 0 or 1											
A 01- 1	mode no matter EA is 0 or 1. <b>ET0:</b> Timer0 interrupt enable. 1= Enable											
A8h.1		1			TT 1, 1	1 1						
A8h.0		-	-	-	Halt mode wa	ake up enabl	le					
			errupt and Sto			an waka un	CPU from Sto	n/Ualt				
		atter EA is 0		p/mait mode	wake up, it c	an wake up	CFU HUIII Stu	p/man				
	mode no m		01 1.									
SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
INTE1	I2CIE	PWMIE	LBDIE	SPIE	ADTKIE	EX2	PNCIE	ET3				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0				
A9h.7	I2CIE: Mast	er I2C interr	upt enable. 1	= Enable								
A9h.6			-		ake up enable							
		-	pt and Halt n		-							
	1: Enable P	WM Interrup	ot and Halt m	ode wake up	, it can wake	up CPU from	m Halt mode i	no matter				
	EA is 0 or 1	1.										
A9h.5	LBDIE: LB	D interrupt e	nable. 1= Ena	able								
A9h.4	SPIE: SPI in	terrunt enab	LBDIE: LBD interrupt enable. 1= Enable									
	<b>SPIE:</b> SPI interrupt enable. 1= Enable <b>ADTKIE:</b> ADC / Touch Key interrupt enable. 1= Enable											
A9h.3	ADTKIE: A	1			Enable							
A9h.3 A9h.2		DC / Touch	Key interrup	t enable. 1= I	Enable Halt mode wa	ake up enabl	le					
	EX2: Extern	DC / Touch al INT2 pin I	Key interrup	t enable. 1= l ble and Stop/	Halt mode wa	ake up enabl	e					
	<b>EX2:</b> Extern 0: Disable 1	DC / Touch al INT2 pin 1 NT2 pin Inte	Key interrup Interrupt enal errupt and Sto	t enable. 1= l ole and Stop/ op/Halt mode	Halt mode wa wake up	Ĩ	le CPU from Sto	p/Halt				
	EX2: Extern 0: Disable I 1: Enable II	DC / Touch al INT2 pin 1 NT2 pin Inte	Key interrup Interrupt enal errupt and Sto rrupt and Sto	t enable. 1= l ole and Stop/ op/Halt mode	Halt mode wa wake up	Ĩ		p/Halt				
	EX2: Extern 0: Disable I 1: Enable II mode no m PNCIE: Pin	DC / Touch al INT2 pin I INT2 pin Inte NT2 pin Inte atter EA is 0 change inter	Key interrup Interrupt enal errupt and Sto rrupt and Sto or 1.	t enable. 1= I ble and Stop/ p/Halt mode p/Halt mode	Halt mode wa wake up wake up, it ca	an wake up		-				
A9h.2	EX2: Extern 0: Disable I 1: Enable II mode no m PNCIE: Pin up capability	DC / Touch al INT2 pin I INT2 pin Inte NT2 pin Inte atter EA is 0 change inter	Key interrup Interrupt enal errupt and Sto rrupt and Sto or 1. rupt enable.	t enable. 1= 1 ble and Stop/ op/Halt mode p/Halt mode This bit does	Halt mode wa wake up wake up, it ca	an wake up	CPU from Sto	-				
A9h.2	EX2: Extern 0: Disable I 1: Enable II mode no m PNCIE: Pin up capability 0: Disable I	DC / Touch al INT2 pin 1 INT2 pin Inte NT2 pin Inte atter EA is 0 change inter Port1~3 pin c	Key interrup Interrupt enal errupt and Sto rrupt and Sto or 1. rupt enable.	t enable. 1= 1 ble and Stop/ pp/Halt mode p/Halt mode rhis bit does upt	Halt mode wa wake up wake up, it ca	an wake up	CPU from Sto	-				
A9h.2 A9h.1	EX2: Extern 0: Disable I 1: Enable II mode no m PNCIE: Pin up capability 0: Disable I 1: Enable P	DC / Touch al INT2 pin I INT2 pin Inte NT2 pin Inte atter EA is 0 change inter Port1~3 pin c Port1~3 pin c	Key interrup Interrupt enal errupt and Sto rrupt and Sto or 1. rupt enable.	t enable. 1= 1 ble and Stop/ pp/Halt mode p/Halt mode rhis bit does ipt pt	Halt mode wa wake up wake up, it ca not affect the	an wake up	CPU from Sto	-				
A9h.2	EX2: Extern 0: Disable I 1: Enable II mode no m PNCIE: Pin up capability 0: Disable I 1: Enable P ET3: Timer	DC / Touch al INT2 pin I INT2 pin Inte Atter EA is 0 change inter Port1~3 pin c 3 Interrupt en	Key interrup Interrupt enal errupt and Sto or 1. rupt enable. T change interru hange interru able and Hal	t enable. 1= 1 ble and Stop/ op/Halt mode p/Halt mode p/Halt mode fhis bit does upt pt t mode wake	Halt mode wa wake up wake up, it ca not affect the up enable	an wake up	CPU from Sto	-				
A9h.2 A9h.1	EX2: Extern 0: Disable I 1: Enable II mode no m PNCIE: Pin up capability 0: Disable I 1: Enable P ET3: Timer3 0: Disable I	DC / Touch al INT2 pin I INT2 pin Inte Atter EA is 0 change inter Port1~3 pin c B Interrupt en Fimer3 Inter	Key interrup Interrupt enal errupt and Sto or 1. rupt enable. 7 change interru hange interru hange interru hable and Hal	t enable. 1= 1 ble and Stop/ op/Halt mode p/Halt mode This bit does upt pt t mode wake mode wake	Halt mode wa wake up wake up, it ca not affect the up enable up	an wake up Port1~3 pii	CPU from Sto n's Stop/Halt 1	node wake				
A9h.2 A9h.1	EX2: Extern 0: Disable I 1: Enable II mode no m PNCIE: Pin up capability 0: Disable I 1: Enable P ET3: Timer 0: Disable I 1: Enable T	DC / Touch al INT2 pin Inte INT2 pin Inte atter EA is 0 change inter Port1~3 pin c Port1~3 pin c 3 Interrupt en Fimer3 Interr	Key interrup Interrupt enal errupt and Sto or 1. rupt enable. 7 change interru hange interru hange interru hable and Hal	t enable. 1= 1 ble and Stop/ op/Halt mode p/Halt mode This bit does upt pt t mode wake mode wake	Halt mode wa wake up wake up, it ca not affect the up enable up	an wake up Port1~3 pii	CPU from Sto	node wake				
A9h.2 A9h.1	EX2: Extern 0: Disable I 1: Enable II mode no m PNCIE: Pin up capability 0: Disable I 1: Enable P ET3: Timer3 0: Disable I	DC / Touch al INT2 pin Inte INT2 pin Inte atter EA is 0 change inter Port1~3 pin c Port1~3 pin c 3 Interrupt en Fimer3 Interr	Key interrup Interrupt enal errupt and Sto or 1. rupt enable. 7 change interru hange interru hange interru hable and Hal	t enable. 1= 1 ble and Stop/ op/Halt mode p/Halt mode This bit does upt pt t mode wake mode wake	Halt mode wa wake up wake up, it ca not affect the up enable up	an wake up Port1~3 pii	CPU from Sto n's Stop/Halt 1	node wake				



SFR <b>B9h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IPH	_	—	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W
Reset	_	—	0	0	0	0	0	0

SFR B8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP	_		PT2	PS	PT1	PX1	PT0	PX0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset		_	0	0	0	0	0	0

B9h.5, B8h.5 **PT2H, PT2 :** Timer2 Interrupt Priority control. (PT2H, PT2)=

- 11: Level 3 (highest priority)
- 10: Level 2
- 01: Level 1

00: Level 0 (lowest priority)

B9h.4, B8h.4 **PSH, PS :** Serial Port (UART) Interrupt Priority control. Definition as above.

B9h.3, B8h.3 **PT1H, PT1 :** Timer1 Interrupt Priority control. Definition as above.

B9h.2, B8h.2 **PX1H, PX1 :** External INT1 pin Interrupt Priority control. Definition as above.

B9h.1, B8h.1 **PT0H, PT0 :** Timer0 Interrupt Priority control. Definition as above.

B9h.0, B8h.0 **PX0H, PX0 :** External INT0 pin Interrupt Priority control. Definition as above.

SFR BBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP1H	PI2CH	PPWMH	PLBDH	PSPIH	PADTKH	PX2H	PPNCH	РТ3Н
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR BAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP1	PI2C	PPWM	PLBD	PSPI	PADTK	PX2	PPNC	PT3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

BBh.7, BAh.7 **PI2CH, PI2C :** I2C Interrupt Priority control. Definition as above.

BBh.6, BAh.6 **PPWMH, PPWM :** PWM Interrupt Priority control. Definition as above.

BBh.5, BAh.5 PLBDH, PLBD : LBD Interrupt Priority control. Definition as above.

BBh.4, BAh.4 **PSPIH, PSPI :** SPI Interrupt Priority control. Definition as above.

BBh.3, BAh.3 PADTKH, PADTK : ADC / Touch Key Interrupt Priority control. Definition as above.

BBh.2, BAh.2 **PX2H, PX2 :** External INT2 pin Interrupt Priority control. Definition as above.


BBh.1, BAh.1 **PPNCH, PPNC :** Pin Change Interrupt Priority control. Definition as above.

BBh.0, BAh.0 **PT3H, PT3 :** Timer3 Interrupt Priority control. Definition as above.



### 6.2 Pin Interrupt & Wake up

Pin Interrupts include INT0 (P3.2), INT1 (P3.3), INT2 (P2.7) and Pin Change Interrupt. These pins also have the Stop/Halt mode wake up capability. INT0 and INT1 are falling edge or low level triggered as the 8051 standard. INT2 is falling edge triggered. Pin Change Interrupt is triggered by P1.7~0 / P3.7~4 / P3.1~0 / P2.5~4 pin state change.



#### Pin Interrupt & Wake up

SFR 88h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

100000	ÿ	0	ÿ	>	•	•	, î
88h.3	IE1: Externa	l Interrupt 1	(INT1 pin) e	dge flag.			
	Set by H/W	when an IN	T1 pin falling	g edge is dete	ected, no mat	ter the EX1 i	s 0 or 1.
	It is cleared	automatical	ly when the p	program perfo	orms the inter	rrupt service	routine.
88h.2	IT1: Externa	l Interrupt 1	control bit				
	0: Low leve	el active (lev	el triggered)	for INT1 pin			
	1: Falling e	dge active (e	edge triggered	l) for INT1 p	in		
88h.1	IE0: Externa	l Interrupt 0	(INT0 pin) e	dge flag			
	Set by H/W	when an IN	T0 pin falling	g edge is dete	ected, no mat	ter the EX0 i	s 0 or 1.
	It is cleared	automatical	ly when the p	program perfo	orms the inte	rrupt service	routine.
88h.0	IT0: Externa	l Interrupt 0	control bit				
	0: Low leve	el active (leve	el triggered)	for INT0 pin			
	1: Falling e	dge active (e	edge triggered	l) for INT0 p	in		




SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LBDIF	—	TKIF	ADIF	PWMIF	IE2	PNCIF	TF3
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	—	0	0	0	0	0	0

95h.2 IE2: External Interrupt 2 (INT2 pin) edge flag Set by H/W when a falling edge is detected on the INT2 pin, no matter the EX2 is 0 or 1. It is cleared automatically when the program performs the interrupt service routine. S/W can write FBh to INTFLG to clear this bit.
95h.1 PNCIF: Pin change interrupt flag Set by H/W when a Port1~3 pin state change is detected and its interrupt enable bit is set (P1WKUP / P3WKUP). PNCIE does not affect this flag's setting. It is cleared automatically when the program performs the interrupt service routine. S/W can write FDh to INTFLG to clear this bit.

*Note2:* S/W can write 0 to clear a flag in the INTFLG, but writing 1 has no effect.

#### 6.3 Idle mode Wake up and Interrupt

Idle mode is waked up by enabled Interrupts, which means individual interrupt enable bit (ex: EX0) and EA bit must be both set to 1 to establish Idle mode wake up capability. All enabled Interrupts (Pins, Timers, TK, SPI and UART) can wake up CPU from Idle mode. Upon Idle wake-up, Interrupt service routine is entered immediately. "The first instruction behind IDL (PCON.0) setting" is executed after interrupt service routine return.



EA=EX0=1, Idle mode wake-up and Interrupt by P3.2 (INT0)

SFR <b>87h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	—		_	GF1	GF0	PD	IDL
R/W	R/W	—	_	—	R/W	R/W	R/W	R/W
Reset	0	—		—	0	0	0	0

87h.1 **PD:** Power down control bit, set 1 to enter Stop/Halt mode.


87h.0 **IDL:** Idle mode control bit, set 1 to enter Idle mode.

#### 6.4 Halt/Stop mode Wake up and Interrupt

Halt/Stop mode wake up is simple, as long as the individual pin interrupt enable bit (ex: EX0) is set, the pin wake up capability is asserted. Set EX0/EX1/EX2 can enable INT0/INT1/INT2 pins' Halt/Stop mode wake up capability. Set P1WKUP/P3WKUP can enable Port1~3's Halt/Stop mode wake up capability. Upon Halt/Stop wake up, "the first instruction behind PD setting (PCON.1)" is executed immediately before Interrupt service. Interrupt entry requires EA=1 (Pin change also needs PNCIE=1) and trigger state of the pin staying sufficiently long to be sampled by the System clock. This feature allows CPU to enter or not enter Interrupt sub-routine after Halt/Stop mode wake up. Besides pin wakeup, PWM and Timer3 can also wakeup Halt mode if PWMIE/ET3 is set.

*Note:* Chip cannot enter Stop/Halt mode if INTn pin is low and wakeup is enable. (INTn=0 and EXn=1, n=0,1,2)





*Note:* It is recommended to place the NX1/NX2 with NOP Instruction in figures below.



# 7. I/O Ports

The chip has total 40 multi-function I/O pins. All I/O pins follow the standard 8051 "Read-Modify-Write" feature. The instructions that read the SFR rather than the Pin State are the ones that read a port or port bit value, possibly change it, and then rewrite it to the SFR. (ex: ANL P1, A; INC P2; CPL P3.0)

### 7.1 Port1 & Port3

These pins can operate in four different modes as below.

Mode	Port1, Port3 P3.0~P3.2	pin function Others	P1.n / P3.n SFR data	Pin State	Resistor Pull-up	Digital Input
Mode 0	Pseudo	Open Drain	0	Drive Low	Ν	Ν
WIDUE U	Open Drain	Open Drain	1	Pull-up	Y	Y
Mada 1	Pseudo	Omen Duein	0	Drive Low	Ν	Ν
Mode 1	Open Drain	Open Drain	1	Hi-Z	Ν	Y
Mada 2	CMOS	Outmut	0	Drive Low	Ν	Ν
Mode 2	CMOS	Output	1	Drive High	Ν	Ν
Mode 3	Alternative	Function,	Х		Ν	Ν
widde 5	such as LCI	D and ADC	(don't care)	_	IN	IN

Port1, Port3 I/O Pin Function Table

If a Port1 or Port3 pin is used for Schmitt-trigger input, S/W must set the I/O pin to Mode0 or Mode1 and set the corresponding Port Data SFR to 1 to disable the pin's output driving circuitry.

Beside I/O port function, each Port1 and Port3 pin has one or more alternative functions, such as Touch Key, ADC, LCD, PWM and RFC. Port1/Port3 pins also have standard 8051 auxiliary definition such as INT0/1, T0/1/2, or RXD/TXD. These pin functions need to set the pin mode SFR to Mode0 or Mode1 and keep the P1.n / P3.n SFR at 1.

Pin Name	8051	Wake-up	PWM	RFC	ADC	TK	LCD	Mode3
P1.0	T2	Y	PWM3		AD0	TK0		AD0
P1.1	T2EX	Y	PWM4A		AD1	TK1		AD1
P1.2	RXD	Y			AD2	TK2		AD2
P1.3	TXD	Y	PWM5		AD3	TK3		AD3
P1.4		Y		RFC2	AD4	TK4		AD4
P1.5		Y		RFC1	AD5	TK5		AD5
P1.6		Y		RFC0	AD6	TK6		AD6
P1.7		Y		RFCX	AD7	TK7		AD7
P3.0	RXD	Y					SEG44	SEG44
P3.1	TXD	Y					SEG45	SEG45
P3.2	INT0	Y					SEG46	SEG46
P3.3	INT1	Y					SEG47	SEG47
P3.4	T0	Y	PWM2		AD8	TK8		AD8
P3.5	T1	Y	PWM1		AD9	TK9		AD9
P3.6		Y	PWM0N/4B					
P3.7		Y	PWM0P					




Alternative Function	Mode	P1.n / P3.n SFR data	Pin State
T0, T1, T2, T2EX,	0	1	Input with Pull-up
INTO, INT1	1	1	Input
BVD TVD	0	1	Input with Pull-up / (Pseudo) Open Drain Output
RXD, TXD	1	1	Input / (Pseudo) Open Drain Output
RFCX, RFC0~2	0	1	RFC clock oscillation
PWM0~5	2	Х	PWM Output (CMOS Push-Pull)
SEG44~SEG47	3	Х	LCD Waveform Output
TK0~TK9	2	0	Touch Key Idling or Scanning
AD0~9	3	X	ADC analog Input

The necessary SFR setting for Port1/Port3 pin's alternative functions is list below.

For tables above, a "CMOS Output" pin means it can sink and drive at least 4mA current. It is not recommended to use such pin as input function.

An "**Open Drain**" pin means it can sink at least 4mA current but only drive a small current (< 20uA). It can be used as input or output function and typically needs an external pull up resistor.

An 8051 standard pin is a "**Pseudo Open Drain**" pin. It can sink at least 4mA current when output is at low level, and drives at least 4mA current for  $1\sim2$  clock cycle when output transits from low to high, then keeps driving a small current (< 20uA) to maintain the pin at high level. It can be used as input or output function.



P1.0 Pin Structure

SFR <b>90h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

90h.7~0 **P1:** Port1 data



	D'/ 7	D'4 (	D'45	D'4	D'/ 2	D:4 2	D'4 1	<b>D</b> '/ 0		
SFR A2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
P1MODL	P1M			OD2	P1M		P1M			
R/W	R/			W	R/		R/			
Reset	0	0	0	1	0	1	0	1		
A2h.7~6	<b>P1MOD3:</b> P	1.3 pin conti	ol.							
	00: Mode0				10: Mode2					
	01: Mode1				11: Mode3, I	P1.3 is ADC	input.			
A2h.5~4	<b>P1MOD2:</b> P	1.2 pin conti	ol.							
	00: Mode0 10: Mode2									
	01: Mode1 11: Mode3, P1.2 is ADC input.									
A2h.3~2	<b>P1MOD1:</b> P	1.1 pin contr	ol.							
	00: Mode0				10: Mode2					
	01: Mode1	1.0.1			11: Mode3, I	P1.1 is ADC	input.			
A2h.1~0	<b>P1MOD0:</b> P	1.0 pin conti	ol.							
	00: Mode0				10: Mode2					
	01: Mode1				11: Mode3, I	P1.0 is ADC	input.			
SFR A3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
P1MODH	P1M			OD6	P1M		P1M			
R/W	R/			W	R/					
Reset	0	1	0	1	0	1	0	1		
	<b>P1MOD7:</b> P			-	Ũ	-	0			
11311.7 0	00: Mode0 10: Mode2									
	01: Model					P1.7 is ADC	input.			
A3h.5~4	<b>P1MOD6:</b> P	1.6 pin cont	ol.		,		F			
	00: Mode0	r r			10: Mode2					
	01: Mode1				11: Mode3, I	P1.6 is ADC	input.			
A3h.3~2	<b>P1MOD5:</b> P	1.5 pin contr	ol.							
	00: Mode0	-			10: Mode2					
	01: Mode1				11: Mode3, I	P1.5 is ADC	input.			
A3h.1~0	P1MOD4: P	1.4 pin contr	ol.							
	00: Mode0				10: Mode2					
	01: Mode1				11: Mode3, I	P1.4 is ADC	input.			
	D'/ 7	D'4 C	D'4 5	D'( 4	D'4 2	D'( )	D'/ 1	D'4 0		
SFR AFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
RFCON	P1R		TOS		RFC		RF			
R/W	R/			W	R/	W	R/			
Reset	0	0	0	0	1	1	0	0		
AFh.7~6	<b>P1RFC:</b> P1.7	-		ntrol.						
		1.4 are not R	-	1 1 1 1	DEC '					
					e not RFC pir	18				
			pins, P1.4 is	not RFC pin						
	11: P1.7~P1	1.4 are RFC	pins							
SED 04L	D:+ 7	Dit C	D:+ 5	D:+ 4	D:+ 2	D# 2	D:4 1	D:4 0		
SFR 94h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
OPTION	SXTO		STPPCK	SXTKICK	UART1W	UARTP1	T2SEL	T1SEL		
R/W	R/	1	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	0	()	0	0	0	0		
94h.2	UARTP1: U									
		.1 is UART								
	1. D1 2 / D1	3 is UART	DVD / TVD							

1: P1.2 / P1.3 is UART RXD / TXD



SFR B0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1
B0h.7~0	P3: Port3 da	ta						

SFR A4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
P3MODL	P3M	OD3	P3M	IOD2	P3M	OD1	P3M	OD0		
R/W	R/	W	R/	/W	R/	W	R/	W		
Reset	1	1	1	1	1	1	1	1		
A4h.7~6	<b>P3MOD3:</b> P	3.3 pin contr	ol.							
	00: Mode0				10: Mode2					
	01: Mode1				11: Mode3, 1	P3.3 is LCD	Segment out	put.		
A4h.5~4	<b>P3MOD2:</b> P	3.2 pin contr	ol.							
	00: Mode0				10: Mode2					
	01: Mode1				11: Mode3, 1	P3.2 is LCD	Segment out	put.		
A4h.3~2	P3MOD1: P3.1 pin control.									
	00: Mode0				10: Mode2					
	01: Mode1				11: Mode3, 1	P3.1 is LCD	Segment out	put.		
A4h.1~0	P3MOD0: P	-	ol.		10: Mode2					
	00: Mode0						_			
	01: Mode1		11: Mode3, P3.0 is LCD Segment output.							
SFR A5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
P3MODH				IOD6	P3M		P3M	OD4		
		OD7	P3M	IOD6 /W	P3M R/	OD5		OD4 W		
P3MODH	P3M	OD7	P3M			OD5				
P3MODH R/W	P3M R/	OD7 W 1	P3M R/ 0	W	R/	OD5 W	R/	W		
P3MODH R/W Reset	P3M R/ 0	OD7 W 1 23.7 pin contr	P3M R/ 0	W	R/	OD5 W	R/	W		
P3MODH R/W Reset	P3M R/ 0 <b>P3MOD7:</b> P 00: Mode0 01: Mode1	OD7 W 1 23.7 pin contr	P3M R/ 0 rol.	W	R/ 0	OD5 W 1	R/	W		
P3MODH R/W Reset	P3M R/ 0 <b>P3MOD7:</b> P 00: Mode0 01: Mode1 <b>P3MOD6:</b> P	OD7 W 1 P3.7 pin contr P3.6 pin contr	P3M R/ 0 rol.	W	R/ 0 10: Mode2	OD5 W 1	R/	W		
P3MODH R/W Reset A5h.7~6	P3M R/ 0 <b>P3MOD7:</b> P 00: Mode0 01: Mode1	OD7 W 1 P3.7 pin contr P3.6 pin contr	P3M R/ 0 rol.	W	R/           0           10: Mode2           11: Not defin           10: Mode2	OD5 W 1	R/	W		
P3MODH R/W Reset A5h.7~6	P3M R/ 0 P3MOD7: P 00: Mode0 01: Mode1 P3MOD6: P 00: Mode0 01: Mode1	OD7 W 23.7 pin contr 23.6 pin contr	P3M R/ ol. rol.	W	0 10: Mode2 11: Not defin	OD5 W 1	R/	W		
P3MODH R/W Reset A5h.7~6	P3M R/ 0 P3MOD7: P 00: Mode0 01: Mode1 P3MOD6: P 00: Mode0 01: Mode1 P3MOD5: P	OD7 W 23.7 pin contr 23.6 pin contr	P3M R/ ol. rol.	W	R/           0           10: Mode2           11: Not defin           10: Mode2           11: Not defin	OD5 W 1	R/	W		
P3MODH R/W Reset A5h.7~6 A5h.5~4	P3M R/ 0 P3MOD7: P 00: Mode0 01: Mode1 P3MOD6: P 00: Mode0 01: Mode1 P3MOD5: P 00: Mode0	OD7 W 23.7 pin contr 23.6 pin contr	P3M R/ ol. rol.	W	R/           0           10: Mode2           11: Not defin           10: Mode2           11: Not defin           10: Mode2	OD5 W 1 ned	R/ 0	W		
P3MODH R/W Reset A5h.7~6 A5h.5~4	P3M R/ 0 P3MOD7: P 00: Mode0 01: Mode1 P3MOD6: P 00: Mode0 01: Mode1 P3MOD5: P 00: Mode0 01: Mode1	OD7 W 23.7 pin contr 23.6 pin contr 23.5 pin contr	P3M R/ 0 rol. rol.	W	R/           0           10: Mode2           11: Not defin           10: Mode2           11: Not defin           10: Mode2	OD5 W 1	R/ 0	W		
P3MODH R/W Reset A5h.7~6 A5h.5~4	P3M R/ 0 P3MOD7: P 00: Mode0 01: Mode1 P3MOD6: P 00: Mode0 01: Mode1 P3MOD5: P 00: Mode0	OD7 W 23.7 pin contr 23.6 pin contr 23.5 pin contr 23.4 pin contr	P3M R/ 0 rol. rol.	W	R/           0           10: Mode2           11: Not defin           10: Mode2           11: Not defin           10: Mode2	OD5 W 1 ned	R/ 0	W		

11: Mode3, P3.4 is ADC input

SFR D7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWMOE	PWM5OE	PWM4BOE	PWM4AOE	PWM3OE	PWM2OE	PWM1OE	PWM0POE	PWM0NOE	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
D7h.7 <b>PWM50E:</b> PWM5 output to P1.3									
D7h.6	6 <b>PWM4BOE:</b> PWM4 output to P3.6								
D7h.5	PWM4AOE	: PWM4 out	put to P1.1						
D7h.4	PWM3OE:	PWM3 outpu	it to P1.0						
D7h.3	PWM2OE:	PWM2 output	it to P3.4						
D7h.2	<b>PWM10E:</b> PWM1 output to P3.5								
D7h.1	РШМОРОЕ	: PWM0P ou	tput to P3.7						

D7h.0 **PWM0NOE:** PWM0N output to P3.6

01: Mode1



### 7.2 Port0, Port2 & Port4

These pins are shared with LCD, LED, I2C, SPI and crystal oscillator. If a Port0/2/4 pin is defined as I/O pin, it can be used as CMOS push-pull output or Schmitt-trigger input. The pin's pull up function is enable while SFR bit PxOE.n=0 and Px.n=1.

Port0 / Port2 / Port4 pin function	PxOE.n	Px.n SFR data	Pin State	Resistor Pull-up	Digital Input
Innut	0	0	Hi-Z	Ν	Y
Input	0	1	Pull-up	Y	Y
CMOS Quitaut	1	0	Drive Low	Ν	Ν
CMOS Output	1	1	Drive High	Ν	N

Pin Name	Wake-up	ADC	SPI / I2C	SXT	LCD/LED	Others
P0.0			MSCL		SEG40	
P0.1			MSDA		SEG39	
P0.2					SEG38	TCO
P0.3					SEG37	
P0.4					SEG36	
P0.5					SEG35	
P0.6					SEG34	
P0.7		AD11		SX1		
P2.0		AD10		SX2		
P2.1					SEG33	
P2.2					SEG32	
P2.3					SEG31	
P2.4			MOSI		SEG43	
P2.5			SCK		SEG42	
P2.6			MISO		SEG41	
P2.7	Y					INT2, RSTn
P4.0					SEG30	
P4.1					SEG29	
P4.2					SEG28	
P4.3					SEG27	
P4.4					SEG26	
P4.5					SEG25	
P4.6					SEG24	
P4.7					SEG23	

P2.6~P2.0 & Port0 I/O Pin Function Table

Port0, Port2 & Port4 multi-function Table

The necessary SFR setting for Port0/Port2/Port4 pin's alternative functions is list below.

Alternative Function	PxOE.n	Px.n	Pin State
MSCL, MSDA, MOSI, SCK, MISO, TCO	0	0	I2C/SPI Communicate
AD10~AD11	0	0	ADC analog Input
SX1, SX2	0	1	Crystal oscillation
SEG23~SEG43	0	Х	LCD/LED Output



SFR 80h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PO	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

<sup>80</sup>h.7~0 **P0:** Port0 data, also controls the P0.n pin's pull-up function. If the P0.n SFR data is "1" and the corresponding POOE.n=0 (input mode), the pull-up is enabled.

SFR A0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

A0h.7~0 **P2:** Port2 data, also controls the P2.n pin's pull-up function. If the P2.n SFR data is "1" and the corresponding P2OE.n=0 (input mode), the pull-up is enabled.

SFR E8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4	P4.7	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

E8h.7~0 **P4:** Port4 data, also controls the P4.n pin's pull-up function. If the P4.n SFR data is "1" and the corresponding P4OE.n=0 (input mode), the pull-up is enabled.

SFR <b>91h</b>	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
POOE		POOE									
R/W		R/W									
Reset	0	0 0 0 0 0 0 0 0									
01h 7.0	7.0 POOF: Port0 CMOS Puch Pull output anable control 1-Enable										

91h.7~0 **POOE:** Port0 CMOS Push-Pull output enable control, 1=Enable.

SFR <b>93h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
P2OE		P2OE								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		
	0	0	0	0	0	0	0	0		

93h.7~0 **P2OE:** Port2 CMOS Push-Pull output enable control, 1=Enable.

SFR A6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
P4OE		P4OE								
R/W		R/W								
Reset	0	0 0 0 0 0 0 0 0								

A6h.7~0 **P4OE:** Port4 CMOS Push-Pull output enable control, 1=Enable.

SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKCON	FCKTYPE		SELFCK	SCKTYPE	STPFSUB	STPSCK	CLKPSC	
R/W	R/W		R/W	R/W	R/W	R/W	R/	W
Reset	0	0	0	0	0	1	1	1

D8h.4 **SCKTYPE:** Set 1 to enable P0.7 and P2.0 pin's SXT oscillation mode

Note: In crystal mode, user should set the P0.7/P2.0 (SXT) pins as Input with Pull-up.



SFR <b>92h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
PINMODE		P2H	SEG	P2L	SEG		POSEG					
R/W		R/	W	R/	W		R/W					
Reset	_	1	1	1	1	1	1	1				
92h.6~5	P2HSEG: P	2.4~P2.6 pin	LCD/LED n	node control.								
	00: P2.4~P	2.6 are I/O pi	ins									
	01: P2.4 and P2.5 are I/O pins, P2.6 is LCD/LED Segment pin											
		0: P2.4 is I/O pin, P2.5 and P2.6 are LCD/LED Segment pins										
	11: P2.4~P	1: P2.4~P2.6 are LCD/LED Segment pins										
92h.4~3	P2LSEG: P2	<b>2LSEG:</b> P2.1~P2.3 pin LCD/LED mode control.										
	00: P2.1~P2.3 are I/O pins											
			-	is LCD/LED	• •							
		-		LCD/LED S	Segment pins							
			LED Segme									
92h.2~0	P0SEG: Por			ol.								
		P0.6 are I/O	L									
				LCD/LED Se	0 1							
			L .	0.6 are LCD/	U	1						
				0.6 are LCD/	-	-						
				0.6 are LCD/	-	-						
	101: P0.0~P0.1 are I/O pins, P0.2~P0.6 are LCD/LED Segment pins 110: P0.0 is I/O pin, P0.1~P0.6 are LCD/LED Segment pins											
		• ·			gment pins							
	111: P0.0~P0.6 are LCD/LED Segment pins											

SFR AEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TKCON2		P45	SEG			TKR	EFC	Dito			
R/W		R/	W			R/	W				
Reset	1	0	0	0	0	0	0	0			

AEh.7~4 **P4SEG:** Port4 LCD/LED mode control.

0000: P4.0~P4.7 are I/O pins

0001: P4.0~P4.6 are I/O pins, P4.7 is LCD/LED Segment pin 0010: P4.0~P4.5 are I/O pins, P4.6~P4.7 are LCD/LED Segment pins 0011: P4.0~P4.4 are I/O pins, P4.5~P4.7 are LCD/LED Segment pins 0100: P4.0~P4.3 are I/O pins, P4.4~P4.7 are LCD/LED Segment pins 0101: P4.0~P4.2 are I/O pins, P4.3~P4.7 are LCD/LED Segment pins 0110: P4.0~P4.1 are I/O pins, P4.2~P4.7 are LCD/LED Segment pins 0111: P4.0 is I/O pin, P4.1~P4.7 are LCD/LED Segment pins 1000: P4.0~P4.7 are LCD/LED Segment pins


SFR D3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	P07ADC	P20ADC	P02TCO	LBDEDGE	VBGE	VBGOUT	IAPTE	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	1	1

D3h.7 **P07ADC:** P0.7 ADC pin select. 1=Select P0.7 as ADC input

D3h.6 **P20ADC:** P2.0 ADC pin select. 1=Select P2.0 as ADC input

D3h.5 **P02TCO:** P0.2 TCO pin select. 1=Select P0.2 as F<sub>SYSCLK</sub>/2 output

D3h.2 VBGOUT: P1.1 VBG pin select. 1=Select P1.1 as VBG output





SFR BCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SPCON	SPEN	MSTR	CPOL	CPHA	_	LSBF	SPCR	
R/W	R/W	R/W	R/W	R/W	_	R/W	R/W	
Reset	0	0	0	0		0	0	0

BCh.7 **SPEN:** SPI Enable.

0: SPI Disable

1: SPI Enable, P2.4~P2.6 are SPI functional pins.

SFR E1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MICON	MIEN	MIACKO	MIIF	MIACKI	MISTART	MISTOP	MICR	
R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	1	0	0

E1h.7 MIEN:Master I2C enable

0: I2C Disable

1: I2C Enable, P0.0~P0.1 are I2C functional pins.




# 8. Timers

Timer0, Timer1 and Timer2 are provided as standard 8051 compatible timer/counter. Timer3 is provided for a real-time clock count.

### 8.1 Timer0 / Timer1 / Timer2

Compare to the traditional 12T 8051, the chip's Timer0/1/2 use 2 System clock cycle as the time base unit. That is, in timer mode, these timers increase at every "2 System clock" rate; in counter mode, T0, T1 and T2 pins' input pulse must be wider than 2 System clock to be sampled by this chip.

In addition to standard 8051 timers function, SLOWCLK/16 can replace P3.4(T0), P3.5(T1) and P1.0(T2) pins as the Timer0, Timer1 and Timer2 counter mode input. Timer0 also supports RFC counting. The RFC clock divided/gated signal can also replace T0 pin as the Timer0's event count input.



Timer0 and Timer1 structure

TCON and TMOD set the operation mode and control the running and interrupt generation of Timer0/1, with the timer/counter values stored in two pairs of 8-bit registers (TL0, TH0, and TL1, TH1).

SFR 88h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	ITO			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	<b>0 0 0 0 0 0 0 0 0</b>										
88h.7	TF1: Timer1	overflow fla	ng								
	Set by H/W	when Time	/Counter 1 c	overflows							
	Cleared by	H/W when C	CPU vectors	into the inter	rupt service r	outine.					
88h.6	TR1: Timer1 run control										
	0: Timer1 s	stops									
	1: Timer1 r	uns									
88h.5	TF0: Timer(	) overflow fla	ıg								
	Set by H/W	when Time	r/Counter 0 d	overflows							
	Cleared by	H/W when C	CPU vectors	into the inter	upt service r	outine.					
88h.4	TR0: Timer	) run control									
	0: Timer0 s	stops									
	1: Timer0 r	uns									



SFR <b>89h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0										
TMOD	GATE1	CT1N	TM	OD1	GATE0	CT0N	TMO	DD0										
R/W	R/W	R/W	R/	W	R/W	R/W	R/	W										
Reset	0	0	0	0	0	0	0	0										
89h.7	GATE1: Tir	ner1 gating c	ontrol bit															
		enable when '																
	1: Timer1 e	enable only w	hile the INT	1 pin is high	and TR1 bit	is set												
89h.6	CT1N: Time																	
					n clock cycle													
				ises at T1 pir	or SLOWCI	LK/16 falling	edge											
89h.5~4	TMOD1: Ti																	
	00: 8-bit timer/counter (TH1) and 5-bit prescaler (TL1)																	
	01: 16-bit timer/counter																	
	10: 8-bit auto-reload timer/counter (TL1). Reloaded from TH1 at overflow.																	
	11: Timer1																	
89h.3	GATE0: Tir																	
		enable when '																
					and TR0 bit	is set												
89h.2	CTON: Time																	
					n clock cycle		<b>A X A 11 1</b>											
				ses at T0 pir	i, SLOWCLH	K/16 or RFC/	N falling edg	e										
89h.1~0	TMOD0: Ti																	
		ner/counter (		bit prescaler	(TL0)													
		imer/counter			1.0	a a												
					led from TH0													
	11: TL0 is a	an 8-bit time	r/counter. TH	10 is an 8-bit	timer/counte	r using Time	r1's TR1 and	11: TL0 is an 8-bit timer/counter. TH0 is an 8-bit timer/counter using Timer1's TR1 and TF1 bits.										

TL0         TL0           R/W         R/W	SFR 8Ah	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
R/W R/W	TL0		TLO									
	R/W		R/W									
Reset 0 0 0 0 0 0 0 0	Reset	0	0	0	0	0	0	0	0			

8Ah.7~0 **TL0:** Timer0 data low byte

SFR 8Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TL1		TL1									
R/W	R/W										
Reset	0	0	0	0	0	0	0	0			
001 5 0											

8Bh.7~0 **TL1:** Timer1 data low byte

SFR 8Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
THO		ТНО										
R/W		R/W										
Reset	0	0	0	0	0	0	0	0				


8Ch.7~0 **TH0:** Timer0 data high byte

SFR 8Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TH1		TH1									
R/W	R/W										
Reset	0	0	0	0	0	0	0	0			

8Dh.7~0 **TH1:** Timer1 data high byte



Timer2 is controlled through the TCON2 register with the low and high bytes of Timer/Counter2 stored in TL2 and TH2 and the low and high bytes of the Timer2 reload/capture registers stored in RCAP2L and RCAP2H. Timer2 also supports SLOWCLK/16 event count mode.



Timer2 structure

SFR C8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2N	CPRL2N					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Reset	0	0	0	0	0	0	0	0					
C8h.7	by S/W.	when Time	r/Counter 2 c		ess RCLK=1	or TCLK=1	. This bit mu	ist be cleared					
C8h.6		1 1	reload is cau	U	ative transitio	n on T2EX p	oin if EXEN2	2=1. This bit					
C8h.5	0: Use Tim	<b>RCLK:</b> UART receive clock control bit 0: Use Timer1 overflow as receive clock for serial port in mode 1 or 3 1: Use Timer2 overflow as receive clock for serial port in mode 1 or 3											
C8h.4	<b>TCLK:</b> UART transmit clock control bit 0: Use Timer1 overflow as transmit clock for serial port in mode 1 or 3 1: Use Timer2 overflow as transmit clock for serial port in mode 1 or 3												
C8h.3	<ol> <li>Use Timer2 overflow as transmit clock for serial port in mode 1 or 3</li> <li>EXEN2: T2EX pin enable</li> <li>0: T2EX pin disable</li> <li>1: T2EX pin enable, it cause a capture or reload when a negative transition on T2EX pin is detected if RCLK=TCLK=0</li> </ol>												
C8h.2	<b>TR2:</b> Timer2 0: Timer2 s 1: Timer2 r	stops											
C8h.1	0: Timer m	<ol> <li>1: Timer2 runs</li> <li>CT2N: Timer2 Counter/Timer select bit</li> <li>0: Timer mode, Timer2 data increases at 2 System clock cycle rate</li> <li>1: Counter mode, Timer2 data increases at T2 pin or SLOWCLK/16 falling edge</li> </ol>											
C8h.0	0: Reload n 1: Capture												



SFR CAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
RCP2L		RCP2L									
R/W		R/W									
Reset	0	0	0	0	0	0	0	0			

CAh.7~0 RCP2L: Timer2 reload/capture data low byte

SFR CBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
RCP2H		RCP2H									
R/W		R/W									
Reset	0	0	0	0	0	0	0	0			

CBh.7~0 RCP2H: Timer2 reload/capture data high byte

SFR CCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TL2		TL2									
R/W		R/W									
Reset	0	0	0	0	0	0	0	0			

CCh.7~0 **TL2:** Timer2 data low byte

SFR CDh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TH2		TH2									
R/W	R/W										
Reset	0	0	0	0	0	0	0	0			

CDh.7~0 **TH2:** Timer2 data high byte

SFR AFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFCON	P1F	RFC	TOSEL		RFCPSC		RFCS	
R/W	R/	W	R/W		R/W		R/	W
Reset	0	0	0	0	1	1	0	0

AFh.5~4 **T0SEL:** Timer0 Counter mode (CT0N=1) input select

00: P3.4 pin (8051 standard)

01: RFC clock divided by 1/4/16/64

10: Slow clock divided by 16 (SLOWCLK/16)

11: RFC clock divided by 1/4/16/64 gated by Timer2 overflow

AFh.3~2 RFCPSC: RFC clock divider to Timer0

- 00: divided by 64
- 01: divided by 16
- 10: divided by 4
- 11: divided by 1

SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	SXT	GAIN	STPPCK	SXTKICK	UART1W	UARTP1	T2SEL	T1SEL
R/W	R/	W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	0	0	0	0	0	0
			1 (677.2)	<b>.</b>	-			


94h.1 **T2SEL:** Timer2 Counter mode (CT2N=1) input select 0: P1.0 pin (8051 standard)
94h.0 **T1SEL:** Timer1 Counter mode (CT1N=1) input select 0: P3.5 pin (8051 standard)
1: Slow clock divided by 16 (SLOWCLK/16)

Note: for SLOWCLK/16 sampling, System clock must not be slower than SLOWCLK/4.



### 8.2 Timer3

The 23-bit wide Timer3 is reloadable for its 8-bit MSB when overflow. Its time base is Slow clock (SRC or SXT). Timer3 can generate interrupt periodically at different rate, and its counting data can be read out by CPU. It is recommended to read Timer3 data in Slow mode. While CPU clock is switched to Fast clock, the clock source of CPU and Timer3 are different, CPU may read a "under changing Timer3 data". User F/W must have some filter mechanism to avoid such kind un-stability. On the contrast, Timer3 interrupt has no ambiguous behavior no matter what the CPU clock source is.



Timer3 Structure

Timer3 can control its counting rate by the TM3ADJ SFR. This feature compensates the 32768 SXT crystal's in-accuracy. While TM3ADJ=0, Timer3 increase its data count normally at each Slow clock cycle. If TM3ADJ is set to positive adjustment, Timer3 increase its data count by 2 in particular Slow clock cycles, resulting a faster counting rate. If TM3ADJ is set to negative adjustment, Timer3 stop increase in particular Slow clock cycles, resulting a slower counting rate. The adjustment is 0.477ppm per step, and the total adjustable range is  $\pm$  61ppm.

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1		—	TKSOC	ADSOC	CLRWDT	CLRTM3	STPRFC	DPSEL
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W
Reset		_	0	0	0	0	0	0

SFR D2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
WDTCON	IAPHTW		TM3PSC			MOD	WDT	Bit I Bit 0 WDTPSC R/W	
R/W	R/W		R/W			W	R/	W	
Reset	0	0	0	1	0	0	0	0	

F8h.2 CLRTM3: Set 1 to Clear Timer3 and force TM3SEC reload

D2h.6~4 **TM3PSC:** Timer3 Interrupt rate

000: Timer3 interrupt occurs when 23 bit count data overflow

001: Timer3 interrupt rate is 32768 Slow clock cycles (1.0 second for SXT)

010: Timer3 interrupt rate is 16384 Slow clock cycles (0.5 second for SXT)

011: Timer3 interrupt rate is 8192 Slow clock cycles (0.25 second for SXT)

100: Timer3 interrupt rate is 4096 Slow clock cycles (0.125 second for SXT)

101: Timer3 interrupt rate is 2048 Slow clock cycles (62.5 ms for SXT)

110: Timer3 interrupt rate is 1024 Slow clock cycles (31.2 ms for SXT)

111: Timer3 interrupt rate is 512 Slow clock cycles (15.6 ms for SXT)



SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LBDIF	—	TKIF	ADIF	PWMIF	IE2	PNCIF	TF3
R/W	R/W	—	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	—	0	0	0	0	0	0

95h.0 **TF3:** Timer3 Interrupt Flag

Set by H/W when Timer3 reaches TM3PSC setting cycles. Cleared automatically when the program performs the interrupt service routine. S/W can write FEh to INTFLG to clear this bit. (*Note2*)

SFR B3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TM3SEC		TM3SEC							
R/W				H	ર				
Reset	-	-	_	-	-	-	-	_	

B3h.7~0 TM3SEC: Timer3 count data bit 22~15

SFR B4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TM3DL		TM3DL								
R/W		R								
Reset	-									
D 41. 7. 0										

B4h.7~0 **TM3DL:** Timer3 count data bit 7~0

SFR <b>B5h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TM3DH	_		TM3DH					
R/W	_		R					
Reset	_	—	-	—	-	—	-	-
D 51 6 0								

B5h.6~0 **TM3DH:** Timer3 count data bit 14~8

SFR B6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TM3RLD		TM3RLD								
R/W		R/W								
Reset	0	0	0	0	0	0	0	0		

B6h.7~0 TM3RLD: Timer3 overflow reload data for Timer3 bit 22~15 (TM3SEC)

SFR <b>B7h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TM3ADJ	TM3ADJS		TM3ADJ					
R/W	R/W				R/W			
Reset	0	0	0	0	0	0	0	0

B7h.7 **TM3ADJS:** Timer3 adjustment sign

0: Timer3 positive adjust, to increase Timer3 counting rate

1: Timer3 negative adjust, to decrease Timer3 counting rate

B7h.6~0 **TM3ADJ:** Timer3 adjust magnitude, 0.477 ppm per LSB. The adjustment is calculated as ±TM3ADJ\*0.477ppm. The total adjustable range is ± 61ppm.

*Note6:* also refer to Section 6 for more information about Timer0/1/2/3 Interrupt enable and priority.



# 9. UART

The UART uses SCON and SBUF SFRs. SCON is the control register, SBUF is the data register. Data is written to SBUF for transmission and SBUF is read to obtain received data. The received data and transmitted data registers are completely independent. In addition to standard 8051's full duplex mode, this chip also provides one wire mode. If the UART1W bit is set, both transmit and receive data use P3.1 pin. The chip also provide extra baud rate generator to save Timers loading. The RXD/TXD can be assigned to P3.0/P3.1 or P1.2/P1.3 pins.

SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
OPTION	SXT	GAIN	STPPCK	SXTKICK	UART1W	UARTP1	T2SEL	T1SEL		
R/W	R/	W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	0	0	0	0	0	0		
94h.3	UART1W: (	One wire UA	RT mode en	able, both TX	XD/RXD use	P3.1 pin				
	0: Disable of	one wire UA	RT mode							
	1: Enable o	ne wire UAF	RT mode							
94h.2	UARTP1: U	ART pin sel	ect							
	0: P3.0 / P3.1 is UART RXD / TXD									
	1: P1.2 / P1	.3 is UART	RXD / TXD							
F										
SFR 98h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
98h.7~6	SM0,SM1: S	-								
			egister, Baud		<sub>LK</sub> / 2					
			, Baud Rate							
			, Baud Rate		2 or / 64					
			, Baud Rate	is variable						
98h.5	SM2: Serial	-								
						al line and me upt will not b				
						vill not be gei				
			Aode 0, SM2		a monupe v	in not be get	ieratea ame	is a valia		
98h.4	REN: UART									
,	0: Disable 1	-								
	1: Enable re	-								
98h.3	TB8: Transn	-	ninth bit to b	e transmitted	in Mode 2 a	nd 3				
98h.2	<b>RB8:</b> Receiv						or the stop h	oit in Mode 1		
<i>y</i> on.2	if SM2=0	e Dit o, com		i on that was		10 <b>00</b> 2 und 3	or the stop t	in minoue i		
98h.1	TI: Transmit	t interrupt fla	g							
,		-	-	oit in Mode 0	or at the beg	ginning of the	e stop bit in c	other modes.		
		eared by S/W			ý (		1			
98h.0	RI: Receive	interrupt flag	3							
			-	oit in Mode 0	, or at the sar	npling point of	of the stop bi	it in other		
	modes. Mu	st be cleared	by S/W.			-	-			



SFR <b>99h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SBUF		SBUF							
R/W		R/W							
Reset	_	—	—	_	_	—	_	—	

<sup>99</sup>h.7~0 **SBUF:** UART transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the paths are independent.

SFR <b>87h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	—	_	—	GF1	GF0	PD	IDL
R/W	R/W	—	_	—	R/W	R/W	R/W	R/W
Reset	0	—		—	0	0	0	0

87h.7 SMOD: UART double baud rate control bit

0: Disable UART double baud rate

1: Enable UART double baud rate

SFR C6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
XBAUD	XBAUDS		BAUDRT									
R/W	R/W		R/W									
Reset	0	0	1	1	0	0	0	0				

C6h.7 **XBAUDS:** select UART extra baud rate generator

0: Baud rate uses Timer1/Timer2 overflow

1: Baud rate uses BAUDRT

C6h.6~0 **BAUDRT:** Extra baud rate

 $F_{SYSCLK}$  denotes System clock frequency, the UART baud rate is calculated as below.

• Mode 0:

Baud Rate =  $F_{SYSCLK} / 2$ 


- Mode 1, 3: if using Timer1 auto reload mode Baud Rate = (SMOD + 1) x F<sub>SYSCLK</sub> / (32 x 2 x (256 – TH1))
- Mode 1, 3: if using Timer2 Baud Rate = Timer2 overflow rate / 16 = F<sub>SYSCLK</sub> / (32 x (65536 – RCP2H, RCP2L))
- Mode 1, 3: if using BAUDRT Baud Rate = F<sub>SYSCLK</sub> / (32 x BAUDRT)
- Mode 2: Baud Rate = (SMOD + 1) x F<sub>SYSCLK</sub> / 64

*Note6:* also refer to Section 6 for more information about UART Interrupt enable and priority. *Note8:* also refer to Section 8 for more information about how Timer2 controls UART clock.



## **10. Resistance to Frequency Converter (RFC)**

The RFC module can build the RC oscillation circuitry with RFCX pin and RFC0R, RFC1R or RFC2R pins. Only one RC oscillation circuitry is active at a time. There are 2 methods to measure the RFC clock frequency. One is to set the RFC as the Timer0 Counter mode input, the other one is to set RFC as the System clock. Since SXT is a precise timing source, user can derive the RFC frequency by comparing the Timer's count data which running by RFC and SXT.




**RFC Structure** 




The Timer0's event count input can be selected by TOSEL SFR. When TOSEL=3, the RFC clock is gated by Timer2's overflow period then go into the Timer0 for event counting. This function helps Timer0 to count the RFC clock with more accuracy by H/W automatically start and stop gating the RFC clock. The steps of this usage are described below.

- 1. Proper setting the PINMODE/RFCON SFR to setup the RFC oscillation circuitry.
- 2. CT0N=1 (Timer0 counter mode), CT2N=0 (Timer2 timer mode), T0SEL=3.
- 3. STPRFC=1, RFC gating is cleared and waiting for next Timer2 overflow to start
- 4. Clear Timer0, write TH2/TL2 with a data to accelerate Timer2 overflow (ex: FF00)
- 5. STPRFC=0, RFC starts, wait for next two Timer2 overflows.
- 6. The Timer0 counting the RFC clock only in between the two Timer2 overflows time slot.



RFC clock to Timer0, T0SEL=3



### RFC clock to Timer0, T0SEL=1



SFR AFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
RFCON	P1R		TO	SEL	RFCPSC		RFCS						
R/W	R/	W	R/	R/W		R/W		W					
Reset	0	0	0	0	1	1	0	0					
AFh.7~6	P1RFC: P1.	7~P1.4 pin F	RFC mode co	ntrol.									
	00: P1.7~P1.4 are not RFC pins												
	01: P1.7 and P1.6 are RFC pins, P1.5 and P1.4 are not RFC pins												
	10: P1.7~P1.5 are RFC pins, P1.4 is not RFC pin												
	11: P1.7~P1.4 are RFC pins												
AFh.5~4	TOSEL: Tin	T0SEL: Timer0 Counter mode (CT0N=1) input select											
	00: P3.4 pin (8051 standard)												
			by 1/4/16/64										
			by 16 (SLOV										
			•	gated by Tin	er2 overflow	/							
AFh.3~2	RFCPSC: R		vider to Time	er0									
	00: divided	•											
	01: divided	•											
	10: divided	•											
	11: divided	•											
AFh.1~0	RFCS: Selec		ert channel.										
	00: RFC0R	. ,											
	01: RFC1R	. ,											
	10: RFC2R	(P1.4)											
	n	1	1	1	1	1	1						
SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	_	_	TKSOC	ADSOC	CLRWDT	CLRTM3	STPRFC	DPSEL
R/W	—	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	_		0	0	0	0	0	0

F8h.1 STPRFC: Set 1 to stop RFC clock oscillating

SFR D8h	Bit 7 Bit 6		Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKCON	FCKTYPE		SELFCK	SCKTYPE	STPFSUB	STPSCK	CLKPSC	
R/W	R/W		R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	1	1	1

D8h.7~6 **FCKTYPE:** Fast clock type select, These bits can be changed only in Slow mode (SELFCK=0) 00: Fast clock is FRC

10: Fast clock is MRC


11: Fast clock is RFC, S/W must setup RFC oscillating circuitry before this setting.



### 11. LCD / LED Driver

The **LCD Driver** is capable of driving the LCD panel with 3~8 Commons and maximum 45 Segments. The module can operate with or without pump. If LCDPUMP=0, no external component is required, VBAT and VLX pin should be tied together. If LCDPUMP=1, two 0.1uF capacitor should be placed at CUP1, CUP2 and VLX pin as the diagram below. In 1/3 Bias mode, the VCLD voltage has 16 brightness levels, which is controlled by LCDBV SFR. The VL1 and VL2 voltage level are divided from VLCD. So VL1=VLCD/3, VL2=VLCD\*2/3 and VL3=VLCD. In 1/2 Bias mode, VL1=V<sub>BAT</sub>=VLCD/2 and VL2=VLCD.

The VL1, VL2 and VLCD (VL3) LCD 1/3 bias voltage are generated by tenx's unique tiny current LCD Buffer technology, which can drive very big LCD panel without waveform distortion, but the Driver itself only consumes small current (1.6uA @V<sub>BAT</sub>=3V). This technique also reduce external component and pin connection for package/PCB cost reduction.



*Note:* User must force LCDBV=1111b at least 100ms for 1/3 Bias pump mode start-up.



Table below illustrates VLCD and VL1 voltage for 1/3 Bias mode, with or without pump. User can detect the V<sub>BAT</sub> voltage level by LBD, and accordingly set the LCDBV for VLCD voltage (brightness level).

BIAS2=0	L	CDPUMP=0		LCDPUMP=1				
LCDBV	VLCD	VL1	(V)	VLCD	VL1	(V)		
LCDDV	VLCD	$V_{BAT}=3V$	$V_{BAT}=5V$	VLCD	$V_{BAT}=1.5V$	V <sub>BAT</sub> =3V		
0	$V_{BAT} * 24/40$	0.600	1.000	$V_{BAT} * 48/40$	0.600	1.200		
1	$V_{BAT} * 24/38$	0.632	1.053	$V_{BAT} * 48/38$	0.632	1.263		
2	$V_{BAT} * 24/37$	0.649	1.081	$V_{BAT} * 48/37$	0.649	1.297		
3	$V_{BAT} * 24/36$	0.667	1.111	$V_{BAT} * 48/36$	0.667	1.333		
4	$V_{BAT} * 24/35$	0.686	1.143	$V_{BAT} * 48/35$	0.686	1.371		
5	$V_{BAT} * 24/34$	0.706	1.176	$V_{BAT} * 48/34$	0.706	1.412		
6	$V_{BAT} * 24/33$	0.727	1.212	$V_{BAT} * 48/33$	0.727	1.455		
7	$V_{BAT} * 24/32$	0.750	1.250	$V_{BAT} * 48/32$	0.750	1.500		
8	V <sub>BAT</sub> * 24/31	0.774	1.290	V <sub>BAT</sub> * 48/31	0.774	1.548		
9	$V_{BAT} * 24/30$	0.800	1.333	$V_{BAT} * 48/30$	0.800	1.600		
10	$V_{BAT} * 24/29$	0.828	1.379	$V_{BAT} * 48/29$	0.828	1.655		
11	$V_{BAT} * 24/28$	0.857	1.429	$V_{BAT} * 48/28$	0.857	1.714		
12	$V_{BAT} * 24/27$	0.889	1.481	$V_{BAT} * 48/27$	0.889	1.778		
13	$V_{BAT} * 24/26$	0.923	1.538	$V_{BAT} * 48/26$	0.923	1.846		
14	V <sub>BAT</sub> * 24/25	0.960	1.600	$V_{BAT} * 48/25$	0.960	1.920		
15	$V_{BAT} * 24/24$	1.000	1.667	$V_{BAT} * 48/24$	1.000	2.000		

LCD Brightness level setting by LCDBV

The LCD clock can be driven by Slow clock or Fast clock. If SXT is the clock source, the LCD frame rate ranges from 43 Hz to 98 Hz according to LCD Duty and LCDFRM. If the LCD clock comes from other clock source, the Frame rate varies proportionally to the clock frequency. The frame rate of LED mode is double of LCD mode in the same setting. The LED and LCD module share the same LCD RAM and several common SFR.

LCD Frame	LCDFMR (SFR B1h.1~0)								
Rate (Hz)	00	01	10	11					
1/3 Duty	57	68	85	98					
1/4 Duty	43	51	64	73					
1/5 Duty	46	59	68	82					
1/6 Duty	57	68	85	98					
1/7 Duty	49	59	73	84					
1/8 Duty	43	51	64	73					

In **LED Normal mode**, the chip provides maximum 8COM x 36SEG driver. For LED application, the COM pin is active low with dead time control and the Segment pin is active high. Each COM pin can sink 70mA current when  $V_{BAT}$ =5V. The chip support All LED Segment mode for DC output. In such application, user set LCDUTY=7 and fill the LCDRAM SEG bit with same data. For example, write 0xF001 with 0x00 for SEG1's low level output; write 0xF009 with 0xFF for SEG9's high level output.



*Note:* User must force LCDBV=1111b at least 100ms for 1/3 Bias pump mode start-up.



SFR <b>92h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
PINMODE		P2H	SEG	P2L	P2LSEG		POSEG					
R/W		R/	W	R/	W		R/W					
Reset	_	1	1	1	1	1	1	1				
92h.6~5	P2HSEG: P	2.4~P2.6 pin	LCD/LED n	node control.								
	00: P2.4~P2.6 are I/O pins											
	01: P2.4 and P2.5 are I/O pins, P2.6 is LCD/LED Segment pin											
	10: P2.4 is I/O pin, P2.5 and P2.6 are LCD/LED Segment pins											
	11: P2.4~P	2.6 are LCD/	LED Segmen	nt pins								
92h.4~3	P2LSEG: P2.1~P2.3 pin LCD/LED mode control.											
		2.3 are I/O p										
	01: P2.1 an	d P2.2 are I/	O pins, P2.3 i	is LCD/LED	Segment pin							
		<b>1</b> ·		LCD/LED S	Segment pins							
			LED Segmer	-								
92h.2~0	POSEG: Por	t0 LCD/LED	mode contro	ol.								
		P0.6 are I/O	L									
			-	LCD/LED Se								
				0.6 are LCD/I	-	-						
			•	0.6 are LCD/I	-	-						
			•	0.6 are LCD/I	-	-						
				0.6 are LCD/I		it pins						
		-		CD/LED Seg	gment pins							
	111: P0.0~	P0.6 are LCI	D/LED Segme	ent pins								

SFR AEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TKCON2		P45	SEG		TKREFC			
R/W		R/	W		R/W			
Reset	1	0	0	0	0	0	0	0

AEh.7~4 P4SEG: Port4 LCD/LED mode control.


0000: P4.0~P4.7 are I/O pins 0001: P4.0~P4.6 are I/O pins, P4.7 is LCD/LED Segment pin 0010: P4.0~P4.5 are I/O pins, P4.6~P4.7 are LCD/LED Segment pins 0011: P4.0~P4.4 are I/O pins, P4.5~P4.7 are LCD/LED Segment pins 0100: P4.0~P4.3 are I/O pins, P4.4~P4.7 are LCD/LED Segment pins 0101: P4.0~P4.2 are I/O pins, P4.3~P4.7 are LCD/LED Segment pins 0110: P4.0~P4.1 are I/O pins, P4.2~P4.7 are LCD/LED Segment pins 0111: P4.0 is I/O pin, P4.1~P4.7 are LCD/LED Segment pins 1000: P4.0~P4.7 are LCD/LED Segment pins



	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0		
Adr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0		
F000	_	—	—	—	—	SEG0	SEG0	SEG0		
F001	_	_	_	_	_	SEG1	SEG1	SEG1		
F002	-	_	_	-	_	SEG2	SEG2	SEG2		
F003	-	—	—	-	—	SEG3	SEG3	SEG3		
F004	_	—	—	-	SEG4	SEG4	SEG4	SEG4		
F005	-	—	—	SEG5	SEG5	SEG5	SEG5	SEG5		
F006	—	—	SEG6	SEG6	SEG6	SEG6	SEG6	SEG6		
F007	-	SEG7								
F008	SEG8	SEG8	SEG8	SEG8	SEG8	SEG8	SEG8	SEG8		
F009	SEG9	SEG9	SEG9	SEG9	SEG9	SEG9	SEG9	SEG9		
F00A~F02D	SEG10~SEG45									
F02E	SEG46	SEG46	SEG46	SEG46	SEG46	SEG46	SEG46	SEG46		
F02F	SEG47	SEG47	SEG47	SEG47	SEG47	SEG47	SEG47	SEG47		

LCD / LED Normal mode RAM Mapping (8051's External Data Memory space)






LCD Waveform, 1/3 Bias, 1/4 Duty, (VLCD=3\*VL1)



The chip also provides **LED DMX mode** (Dot Matrix mode) using COM0~COM7 pins, up to 7 \* 8 = 56 LED points can be configured to drive. This mode is enabled by set LCDPUMP=1. The corresponding LED dot matrix position is marked in the figure below. The relationship between LRAM's bit and LED lighting map is also shown as below table.




Adr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
F000	7	6	5	4	3	2	1	_
F001	15	14	13	12	11	10	—	0
F002	23	22	21	20	19	—	9	8
F003	31	30	29	28		18	17	16
F004	39	38	37	—	27	26	25	24
F005	47	46		36	35	34	33	32
F006	55		45	44	43	42	41	40
F007	_	54	53	52	51	50	49	48
		IDD	DM	1 1 1				

LED DMX mode bit mapping



# 12. PWM

The chip has 6 channel CMOS output PWMs. Each PWM can select Fast clock or Slow clock as its clock source, with divided by 1~128 prescaler. The PWM period is adjustable by PWMnPRD SFR and its 256 duty cycle controlled by PWMnDTY SFR. The PWM0P and PWM0N are positive and negative pairs, which support pump voltage drive. The PWM1 can sink maximum 300mA for IR application. The PWM5 can generate interrupt and wake-up CPU from Idle/Halt mode.



PWM	Structure
-----	-----------

SFRCEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
<b>PWMCON</b>	PWM1CKS		PWM1PSC		PWM0CKS		PWM0PSC			
R/W	R/W		R/W		R/W		R/W			
Reset	0	0	0	0						
CEh 7	DWM1CKS, DWM1 A clock course select									

CEh.7	<b>PWM1CKS:</b> PWM1~4 clock source select
	0: Slow clock
	1: Fast clock
CEh.6~4	<b>PWM1PSC:</b> PWM1~4 clock prescaler
	000: PWM clock is Slow/Fast clock divided by 128
	001: PWM clock is Slow/Fast clock divided by 64
	010: PWM clock is Slow/Fast clock divided by 32
	011: PWM clock is Slow/Fast clock divided by 16
	100: PWM clock is Slow/Fast clock divided by 8
	101: PWM clock is Slow/Fast clock divided by 4
	110: PWM clock is Slow/Fast clock divided by 2
	111: PWM clock is Slow/Fast clock divided by 1
CEh.3	PWM0CKS: PWM0 clock source select
	0: Slow clock
	1: Fast clock
CEh.2~0	PWM0PSC: PWM0 clock prescaler
	000: PWM clock is Slow/Fast clock divided by 128
	001: PWM clock is Slow/Fast clock divided by 64
	010: PWM clock is Slow/Fast clock divided by 32
	011: PWM clock is Slow/Fast clock divided by 16
	100: PWM clock is Slow/Fast clock divided by 8
	101: PWM clock is Slow/Fast clock divided by 4
	110: PWM clock is Slow/Fast clock divided by 2
	111: PWM clock is Slow/Fast clock divided by 1



SFRCFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
PWMCON2	PWRSAV2	PWM5CLR	PWM0VX2	PWM1SNK	PWM5CKS		PWM5PSC				
R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Reset	0	1	0	0	0	0	0	0			
CFh.6	PWM5CLR	Clear PWN	15 Period cou	unter							
	0: PWM5 r	un									
	1: PWM5 c	lear and hold	1								
CFh.5	PWM0VX2	: PWM0P / P	WM0N pum	p drive selec	t						
	0: PWM0P	/ PWM0N n	ormal drive								
	1: PWM0P	/ PWM0N p	ump drive (h	igh level = V	$T_{BAT} * 2$ , need	LCD pump	)				
CFh.4	PWM1SNK	: PWM1 high	h sink select								
	0: PWM1 normal sink										
	1: PWM1 h	nigh sink (300	)mA)								
CFh.3	PWM5CKS	: PWM5 close	ck source sele	ect							
	0: Slow clo										
	1: Fast cloc										
CFh.2~0	PWM5PSC:		-								
		clock is Slov		•							
		clock is Slov		•							
		clock is Slov		•							
		clock is Slov		•	5						
		clock is Slov		•							
		clock is Slov		•							
	<ul><li>110: PWM clock is Slow/Fast clock divided by 2</li><li>111: PWM clock is Slow/Fast clock divided by 1</li></ul>										
	111: PWM	CIOCK 15 Slov	W/Fast clock	aivided by I							
		1	D:+ 5	D:+ 4	1						

SFR 9Ah	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWM0PRD		PWM0PRD							
R/W		R/W							
Reset	1	1	1	1	1	1	1	1	

9Ah.7~0 **PWM0PRD:** PWM0 Period, FFh=256 PWMCLK, 7Fh=128 PWMCLK

SFR 9Bh	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
<b>PWM0DTY</b>		PWM0DTY									
R/W		R/W									
Reset	1	1 0 0 0 0 0 0 0 0									
9Bh.7~0	9Bh.7~0 PWM0DTY: PWM0 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK										

 SFR 9Ch
 Bit 7
 Bit 6
 Bit 5
 Bit 4
 Bit 3
 Bit 2
 Bit 1
 Bit 0

 PWM1PRD
 PWM1PRD

R/W				R/	W			
Reset	1	1	1	1	1	1	1	1
0Ch 7.0	DWM1DDD	• DW/M1. / I	Pariod FEh_	256 DWMCI	K 7Fb-128	DWMCI K		

9Ch.7~0 **PWM1PRD:** PWM1~4 Period, FFh=256 PWMCLK, 7Fh=128 PWMCLK

SFR 9Dh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
<b>PWM1DTY</b>		PWM1DTY									
R/W		R/W									
Reset	1	1 0 0 0 0 0 0 0									
001 7 0	DUVID										

9Dh.7~0 PWM1DTY: PWM1 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK



SFR 9Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWM2DTY		PWM2DTY							
R/W		R/W							
Reset	1	0	0	0	0	0	0	0	

9Eh.7~0 PWM2DTY: PWM2 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK

SFR 9Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWM3DTY		PWM3DTY							
R/W		R/W							
Reset	1	0	0	0	0	0	0	0	

9Fh.7~0 PWM3DTY: PWM3 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK

PWM4DTY         PWM4DTY           R/W         R/W           Reset         1         0         0         0         0         0         0	SFR D4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	PWM4DTY		PWM4DTY							
Reset 1 0 0 0 0 0 0 0 0	R/W		R/W							
	Reset	1	1 0 0 0 0 0 0 0 0							

D4h.7~0 PWM4DTY: PWM4 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK

SFR D5h	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0									
PWM5DTY		PWM5DTY									
R/W		R/W									
Reset	1	1 0 0 0 0 0 0 0 0									
D5h.7~0 PWM5DTY: PWM5 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK											

D3n./~0 **PWM5D1Y:** PWM5 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK

SFR D6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWM5PRD		PWM5PRD								
R/W		R/W								
Reset	1	1 1 1 1 1 1 1 1								

D6h.7~0 PWM5PRD: PWM5 Period, FFh=256 PWMCLK, 7Fh=128 PWMCLK

SFR D7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWMOE	PWM5OE	PWM4BOE	PWM4AOE	PWM3OE	PWM2OE	PWM1OE	<b>PWM0POE</b>	<b>PWM0NOE</b>
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

D7h.7 **PWM5OE:** PWM5 output to P1.3

D7h.6 PWM4BOE: PWM4 output to P3.6

- D7h.5 PWM4AOE: PWM4 output to P1.1
- D7h.4 PWM3OE: PWM3 output to P1.0
- D7h.3 PWM2OE: PWM2 output to P3.4
- D7h.2 PWM10E: PWM1 output to P3.5
- D7h.1 PWM0POE: PWM0P output to P3.7
- D7h.0 PWM0NOE: PWM0N output to P3.6

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LBDIF	_	TKIF	ADIF	PWMIF	IE2	PNCIF	TF3
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0		0	0	0	0	0	0


95h.3 **PWMIF:** PWM5 period counter full interrupt flag.

> Set by H/W when PWM5 period counter full. Cleared automatically when the program performs the interrupt service routine. S/W can write F7h to INTFLG to clear this bit. (Note2)



# 13. Touch Key

The Touch Key module offers an easy, simple and reliable method to implement finger touch detection. The chip support 10 channels touch key detection.



Touch Key Structure

While a TK pin is under scanning, the module automatically disables the pin's CMOS output path. Therefore, user can set the scan TK pin's mode as Mode2. After TK scan, user must set TKPD=1 to disconnect the TK module and IO pins.

TK0~TK9	P1.n / P3.n I/O pin setting
Pin is Touch Key, Idling	Drive Low (Mode2)
Pin is Touch Key, Scanning	Drive Low (Mode2)

To start a TK scan, user assigns TKPD=0, then set the TKSOC bit to start touch key conversion. After the end of conversion, H/W clears the TKSOC bit and set the TKIF interrupt flag. However, if the SYSCLK is too slow, H/W might fail to clear TKSOC due to clock sampling rate. TKEOC=0 means conversion is in process. TKEOC=1 means the conversion is finish, and the touch key counting result is stored into the 14 bits TK Data Counter TKDH and TKDL. The larger TK pin capacitance is, the smaller TK Data counter is.

The Touch Key unit has an internal built-in reference capacitor to simulate the KEY behavior. Set TKCHS=15 and start a scan can get the TK Data count of this capacitor. Since the internal capacitor would not be affected by water or mobile phone, it is useful for comparing the environment background noise.

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	_	_	TKSOC	ADSOC	CLRWDT	CLRTM3	STPRFC	DPSEL
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset		_	0	0	0	0	0	0

F8h.5 **TKSOC:** Rising edge of this bit will trigger a Touch Key conversion. Basically, this bit is automatically cleared by H/W after end of conversion. However, if the SYSCLK is too slow, H/W might fail to clear TKSOC due to clock sampling rate issue.

R/W

0

0

0



R/W

SFR ADh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TKCON	TKPD		TKTMR		TKCHS					
R/W	R/W		R/W		R/W					
Reset	1	1	0	0	1	1	1	1		
ADh.7	TKPD: Tou	ch Key Powe	er Down							
ADh.6~4	0: Touch K 1: Touch K TKTMR: To 000: Conve	ey disable		ne						
ADh.3~0		11: Conversion time longest <b>CCHS:</b> Touch Key Channel Select								
	0000: TK0 (P1.0)       0101: TK5 (P1.5)         0001: TK1 (P1.1)       0110: TK6 (P1.6)         0010: TK2 (P1.2)       0111: TK7 (P1.7)         0011: TK3 (P1.3)       1000: TK8 (P3.4)         0100: TK4 (P1.4)       1001: TK9 (P3.5)         1111: TK15 (Internal reference)       0101: TK9 (P3.5)									
SFR AEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TKCON2		P49	SEG			TKR	EFC			

Reset1000AEh.3~0**TKREFC:** Touch Key reference clock capacitor select<br/>0000: Smallest (conversion time shortest)

R/W

... 1111: Biggest (conversion time longest)

SFR ABh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TKDH	TKEOC			TKDTH					
R/W	R	_			F	ł.			
Reset	-		—	-	—	_	—	—	

ABh.7 TKEOC: Touch Key End of Conversion, 1=EOC. TKEOC may have 3uS delay after TKSOC=1.ABh.5~0 TKDTH: Touch Key Counter Data 13~8

SFR ACh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TKDL		TKDL								
R/W		R								
Reset	_									

ACh.7~0 TKDL: Touch Key Counter Data 7~0

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LBDIF	_	TKIF	ADIF	PWMIF	IE2	PNCIF	TF3
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0		0	0	0	0	0	0

95h.5 **TKIF:** Touch Key Interrupt Flag


Set by H/W when TK end of conversion. S/W can write DFh to INTFLG to clear this bit.

Note6: also refer to Section 6 for more information about Touch Key Interrupt enable and priority.



### 14. 12-bit SAR ADC

The chip offers a 12-bit ADC consisting of analog input multiplexer, control register, clock generator, 12-bit successive approximation register, and output data register. To use the ADC, set the ADCKS bit first to choose a proper ADC clock frequency, which must be less than 2 MHz. Then, launch the ADC conversion by setting the ADSOC bit, and H/W will automatic clear it at the end of the conversion. After the end of the conversion, H/W will set the ADIF bit and generate an interrupt if an ADC interrupt is enabled. The ADIF bit can be cleared by writing 0 to this bit or 1 to the ADSOC bit. The V<sub>REF</sub> of the ADC can be selected V<sub>BAT</sub> or 2.4V.





SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	_	_	TKSOC	ADSOC	CLRWDT	CLRTM3	STPRFC	DPSEL
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	_	_	0	0	0	0	0	0

F8h.4

**ADSOC:** Rising edge of this bit will trigger an ADC conversion. This bit is automatically cleared by H/W after end of conversion. S/W can also write 0 to clear this flag.

SFR C4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCON	AD	CKS	ADCSRV			ADCHS		
R/W	R/	W	R/W			R/W		
Reset	0	0	0	1	1	1	1	1
C4h.7~6	ADCKS: AI	DC clock rate	e select					
	00: Fsysclk	:/32			10: FSYSCLK/8	8		
	01: Fsysclk	:/16			11: FSYSCLK/4	4		
C4h.5	ADCSRV: A	ADC reference	e voltage sel	ect				
	0: $V_{BAT}$							
	1: 2.4V							
C4h.4~0	ADCHS: AI	DC channel s	elect					
	00000: AD	0 (P1.0)			00111: AD7	(P1.7)		
	00001: AD	· · ·			01000: AD8	(P3.4)		
	00010: AD	2 (P1.2)			01001: AD9	(P3.5)		
	00011: AD	3 (P1.3)			01010: AD1	· /		
	00100: AD	4 (P1.4)			01011: AD1	1 (P0.7)		
	00101: AD	5 (P1.5)			01100: VBG	i (ADCSRV=	=0)	
	00110: AD	6 (P1.6)			10111: V <sub>BAT</sub>	/4		

SFR C5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
ADDTH		ADDTH								
R/W		R								
Reset	-									

C5h.7~0 **ADDTH:** ADC data bit 11~4

SFR C3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADDTL	LBDO		—	ADEOC	ADCDTL			
R/W	R	_	—	R	R			
Reset		_	_	_	—	_	—	-

C3h.4 **ADEOC:** ADC end of conversion. 1=end

C3h.3~0 ADCDTL: ADC data bit 3~0

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LBDIF	—	TKIF	ADIF	PWMIF	IE2	PNCIF	TF3
R/W	R/W	—	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	_	0	0	0	0	0	0

95h.4 **ADIF:** ADC Interrupt Flag

Set by H/W when ADC end of conversion. S/W can write EFh to INTFLG to clear this bit.

*Note:* FW must force ADCSRV=0 before enter Stop/Halt/Idle mode.




# **15.** Serial Peripheral Interface (SPI)

The SPI module is capable of full-duplex, synchronous, serial communication between the chip and peripheral devices. The peripheral devices can be other MCUs, A/D converter, sensors, or MTP memory, etc. The SPI runs at a baud rate up to the system clock divided by two. Firmware can read the status flags, or the operation can be interrupt driven.

The features of the SPI module include:

- Master or Slave mode operation
- 3-wire mode operation
- Full-duplex operation
- Programmable transmit bit rate
- Single Buffer receive
- Serial clock phase and polarity options
- MSB-first or LSB-first shifting selectable



#### SPI System Block Diagram

The MOSI (P2.4) signal is an output when SPI is operating in Master mode and an input when SPI is operating in Slave mode. The MISO (P2.6) signal is an input when SPI is operating in Master mode and an output when SPI is operating in Slave mode. Data is transferred MSB or LSB first by setting the LSBF bit. The SCK (P2.5) signal is an output from a Master device and an input to Slave devices. It is used to synchronize the data on the MOSI and MISO lines of Master and Slave. SPI generates the signal with eight programmable clock rates in Master mode.



### **Master Mode**


The SPI operates in Master mode by setting the MSTR bit in the SPCON. To start transmit, writing a data to the SPDAT. If SPBSY=0, the data will be transferred to the shift register and starts shift out on the MOSI line. The data of the Slave shift in from the MISO line at the same time. When the SPIF bit becomes set at the end of transfer, the receive data is written to receiver buffer and the RCVBF bit in the SPSTA is set. To prevent an overrun condition, software must read the SPDAT before next byte enters the shift register. The SPBSY bit will be set when writing a data to SPDAT to start transmit, and be cleared at the end of the eighth SCK period in Master mode.

### **Slave Mode**

The SPI operates in Slave mode by clearing the MSTR bit in the SPCON. The transmission will start when the SPEN bit in the SPCON is set. The data from a Master will shift into the shift register through the MOSI line, and shift out from the shift register on the MISO line. When a byte enters the shift register, the data will be transferred to receiver buffer if RCVBF=0. If RCVBF=1, the newer received data will not be transferred to receiver buffer and the RCVOVF bit is set. After a byte enters the shift register, the SPIF and RCVBF bits are set. To prevent an overrun condition, software must read the SPDAT or write 0 to RCVBF before next byte enters the shift register. The maximum SCK frequency allowed in Slave mode is  $F_{SYSCLK}/4$ .


### Serial Clock

The SPI has four clock types by setting the CPOL and CPHA bits in the SPCON register. The CPOL bit defines the level of the SCK in SPI idle state. The level of the SCK in idle state is low when CPOL=0, and is high when CPOL=1. The CPHA bit defines the edges used to sample and shift data. The SPI sample data on the first edge of SCK period and shift data on the second edge of SCK period when CPHA=0. The SPI sample data on the second edge of SCK period and shift data on first edge of SCK period when CPHA=1. Figures below show the detail timing in Master and Slave modes. Both Master and Slave devices must be configured to use the same clock type before the SPEN bit is set. The SPCR controls the Master mode serial clock frequency. This register is ignored when operating in Slave mode. The SPI clock can select System clock divided by 2, 4, 8, or 16 in Master mode.




Master Mode Timing





### Slave Mode Timing (CPHA=0)



Slave Mode Timing (CPHA=1)

In both Master and Slave modes, the SPIF interrupt flag is set by H/W at the end of a data transfer. If write data to SPDAT when SPBSY=1, the WCOL interrupt flag will be set by H/W. When this occurs, the data write to SPDAT will be ignored, and shift register will not be written.

SFR BCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SPCON	SPEN	MSTR	CPOL	CPHA	—	LSBF	SPCR		
R/W	R/W	R/W	R/W	R/W	_	R/W	R/W		
Reset	0	0	0	0	_	0	0	0	
BCh.7	SPEN: SPI Enable. 0: SPI Disable 1: SPI F = the P2 4 P2 6 and SPI 6 and the transmission								
BCh.6	<ol> <li>SPI Enable, P2.4~P2.6 are SPI functional pins.</li> <li>MSTR: Master Mode Enable.</li> <li>O: Slave Mode</li> <li>1: Master Mode</li> </ol>								
BCh.5	<b>CPOL:</b> SPI Clock Polarity 0: SCK is low in idle state 1: SCK is high in idle state								



BCh.4	CPHA: SPI Clock Phase
	0: Data sampled on first edge of SCK period
	1: Data sampled on second edge of SCK period
BCh.2	LSBF: LSB First.
	0: MSB first
	1: LSB first
BCh.1~0	SPCR: SPI Clock Rate.
	00: $F_{SYSCLK}/2$
	01: F <sub>SYSCLK</sub> /4
	10: F <sub>SYSCLK</sub> /8
	11: F <sub>SYSCLK</sub> /16

SFR BDh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
SPSTA	SPIF	WCOL	_	RCVOVF	RCVBF	SPBSY	—	_				
R/W	R/W	R/W	—	R/W	R/W	R	_	—				
Reset	0	0	_	0	0	—		_				
BDh.7	SPIF: SPI Ir	SPIF: SPI Interrupt Flag										

Set by H/W at the end of a data transfer. Cleared by H/W when interrupt is vectored into. Write 0 to this bit will clear this flag.
BDh.6 WCOL: Write Collision Interrupt Flag Set by H/W if write data to SPDAT when SPBSY=1. Write 0 to this bit or rewrite data to SPDAT when SPBSY=0 will clear this flag.
BDh.4 RCVOVF: Receive Buffer Overrun Flag Set by H/W at the end of a data transfer and RCVBF=1. Write 0 to this bit or read SPDAT register will clear this flag.

# BDh.3 RCVBF: Receive Buffer Full Flag Set by H/W at the end of a data transfer. Write 0 to this bit or read SPDAT register will clear this flag. DDI 2 GDPCW GDUD - Flor (D-10) horizontal set of the set

BDh.2 **SPBSY:** SPI Busy Flag (Read Only) Set by H/W when a SPI transfer is in progress.

SFR BEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SPDAT	SPDAT										
R/W		R/W									
Reset	0	0	0	0	0	0	0	0			

BEh.7~0 SPDAT: SPI Transmit and Receive Data

The SPDAT register is used to transmit and receive data. Writing data to SPDAT place the data into shift register and start a transfer when in Master mode. Reading SPDAT returns the contents of the receive buffer.

*Note6:* also refer to Section 6 for more information about SPI Interrupt enable and priority. *Note7:* also refer to Section 7 for more information about SPI pins share with I/O pins




# 16. Master I<sup>2</sup>C Interface

#### Master I<sup>2</sup>C interface transmit mode:

At the beginning write slave address and direction bit to MIDAT and set MISTART. After the START condition (MISTART), the 7 bits slave address and one bit direction bit are sent. When MIIF convert to 1, address and direction bit transmission was complete. After sending the address and direction bit, user should clear MIIF and write MIDAT to start first data transmission. When MIIF convert to 1, data transfer to slave was complete. User can write MIDAT again to transfer next data to slave. Set MISTOP to finish transmit mode.

MISTART must remain at 1 for the next transfer. After the final data transmit/receive, set MISTOP to finish transmit/receive protocol. MISTART should remain 0 longer than a MSCL clock before starting the next Master I<sup>2</sup>C protocol. MSCL clock can be adjusted via MICR.



#### Master I<sup>2</sup>C Transmit flow:

- (1) Write slave address and direction bit to MIDAT
- (2) Clear MISTOP and set MISTART to start I<sup>2</sup>C transmission
- (3) Wait until MIIF convert to 1 (interrupt will be issued according to the user's request) and Clear MIIF
- (4) Write data to MIDAT to start next transfer (MISTART must remain at 1)
- (5) Wait until MIIF convert to 1 (interrupt will be issued according to the user's request) and Clear MIIF, Loop (4) ~ (5) for next transfer.
- (6) Clear MISTART and set MISTOP to stop the I<sup>2</sup>C transfer

	>1 SCL
MISTART	
MISTOP-	
MSDA	
MIDAT A0 43 66 66	
MIIF	
Note: MIDAT 43h and b6h are firmware writes to MIDAT to begin the next MIIC transfer. Note: MISTART should remain 0 longer than a SCL clock before starting the next Master I <sup>2</sup> C Transfer protocol	
Master Transmit Timing	


*Note: MISTART should remain 0 longer than a MSCL period before starting the next Master*  $I^2C$  *protocol.* 



### Master I<sup>2</sup>C interface Receive mode:

At the beginning write slave address and direction bit to MIDAT and set MISTART. After the START condition (MISTART), the 7 bits slave address and one bit direction bit are sent. When MIIF convert to 1, address and direction bit transmission was complete. After sending the address and direction bit, user should clear MIIF and read MIDAT to start first receive data (The first reading of MIDAT does not represent the data returned by the slave). When MIIF convert to 1, data receive from slave was complete. User can read MIDAT to get data from slave, and start next receive. Set MISTOP to finish receive mode.

MISTART must remain at 1 for the next transfer. After final data transmit/receive, set MISTOP to finish transmit/receive protocol. MISTART should remain 0 longer than a MSCL clock before starting the next Master I<sup>2</sup>C protocol. MSCL clock can be adjusted via MICR.



#### Master I<sup>2</sup>C Receive flow:

- (1) Write slave address and direction bit to MIDAT
- (2) Clear MISTOP and set MISTART to start I<sup>2</sup>C transmission
- (3) Wait until MIIF convert to 1 (interrupt will be issued according to the user's request)
- (4) Clear MIIF
- (5) Read data from MIDAT to start first receive data (The first reading of MIDAT does not represent the data returned by the slave)
- (6) Wait until MIIF convert to 1
- (7) Clear MIIF
- (8) Read slave data from MIDAT and receive next data
- (9) Loop (6) ~(8)
- (10) Set MISTOP to stop the I<sup>2</sup>C transfer



		> 1 SCL
MISTART		
MISTOP-	٦	
MSCL —		
MSDA —		
MIDAT	A1 25 25	A6
MIIF		
Note	MIDAT 25h and A6h are data from slave	

Note: MISTART should remain 0 longer than a SCL clock before starting the next Master I<sup>2</sup>C Transfer protocol

Mostor	Dessive	Timina
waster	Receive	1 mmg

SFR E1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
MICON	MIEN	MIACKO	MIIF	MIACKI	MISTART	MISTOP	MI	CR			
R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	1	0	0			
E1h.7	MIEN:Master I <sup>2</sup> C enable										
	0: disable										
	1: enable										
E1h.6	MIACKO: W	When Master	I <sup>2</sup> C receive c	lata, send acl	knowledge to	I <sup>2</sup> C Bus					
	0: ACK to s	slave device									
		o slave device									
E1h.5	MIIF: Maste	er I <sup>2</sup> C Interrup	ot flag								
	0: write 0 to	, erem re									
		2C transfer or									
E1h.4	MIACKI: W		<sup>2</sup> C transfer, a	acknowledge	ment form I <sup>2</sup>	C bus (read c	only)				
	0: ACK rec										
	1: NACK re										
E1h.3	MISTART:		art bit								
		bus transfer									
E1h.2	MISTOP: M										
		DP signal to s	1								
E1h.1~0	MICR: Mast										
	•	(ex. If Fsys									
	•	(ex. If Fsys			,						
	-	(ex. If Fsys									
	11: Fsys/25	6 (ex. If Fsy	s=16MHz, I2	2C clock is 6	2.5 KHz)						

SFR E2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
MIDAT		MIDAT										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	—	_	—	—	—	-	—	—				


E2h.7~0 **MIDAT**: Master I<sup>2</sup>C data shift register

(W):After Start and before Stop condition, write this register will resume transmission to  $I^2C$  bus (R): After Start and before Stop condition, read this register will resume receiving from  $I^2C$  bus



### 17. Cyclic Redundancy Check (CRC)

The chip supports an integrated 16-bit Cyclic Redundancy Check function. The Cyclic Redundancy Check (CRC) calculation unit is an error detection technique test algorithm and uses to verify data transmission or storage data correctness. The CRC calculation takes a 8-bit data stream or a block of data as input and generates a 16-bit output remainder. The data stream is calculated by the same generator polynomial.



**CRC Block Diagram** 

The CRC generator provides the 16-bit CRC result calculation based on the CRC-16-IBM polynomial. In this CRC generator, there are only one polynomial available for the numeric values calculation. It can't support the 16-bit CRC calculations based on any other polynomials. Each write operation to the CRCIN register creates a combination of the previous CRC value stored in the CRCDH and CRCDL registers. It will take one MCU instruction cycle to calculate.

### CRC-16-IBM (Modbus) Polynomial representation: X<sup>16</sup> + X<sup>15</sup> + X<sup>2</sup> + 1

SFR F1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
CRCDL	CRCDL										
R/W	R/W										
Reset	1	1	1	1	1	1	1	1			

F1h.7~0 CRCDL: 16-bit CRC checksum data bit 7~0

SFR F2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
CRCDH		CRCDH										
R/W		R/W										
Reset	1	1	1	1	1	1	1	1				
F01 7 0	CDCDI 1											

F2h.7~0 CRCDL: 16-bit CRC checksum data bit 15~8

SFR F3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
CRCIN	CRCIN											
W		W										
Reset	-	—	-	—	-	—	-	-				
	an any an											


F3h.7~0 **CRCIN:** CRC input data register



### 18. In Circuit Emulation (ICE) Mode

The chip can support the In Circuit Emulation mode. To use the ICE Mode, user just needs to connect P1.2 and P1.3 pin to the tenx proprietary EV module. The benefit is that user can emulate the whole system without changing the on board target device. But there are some limits for the ICE mode as below.

- 1. The chip must be un-protect.
- 2. The chip's P1.2 and P1.3 pins must work in input Mode (P1MOD2=0/1 and P1MOD3=0/1).
- 3. The Program ROM's addressing space 2D00h~2FFFh and 0033h~003Ah are occupied by tenx EV Module. So user Program cannot access these spaces.
- 4. The P1.2 and P1.3 pin's function cannot be emulated.



ICE Mode Connection



# SFR & CFGW MAP

Adr	RST	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
80h	1111-1111	PO	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
81h	0000-0111	SP				S				
82h	0000-0000	DPL				DI				
83h	0000-0000	DPH				DI	PH			
87h	0xxx-0000	PCON	SMOD	_	_	_	GF1	GF0	PD	IDL
88h	0000-0000	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89h	0000-0000	TMOD	GATE1	CT1N	TM	OD1	GATE0	CT0N	TMO	DD0
8Ah	0000-0000	TL0		TLO						
8Bh	0000-0000	TL1		TL1						
8Ch	0000-0000	TH0		TH0						
8Dh	0000-0000	TH1				Tł	H1			
90h	1111-1111	P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
91h	0000-0000	POOE		POOE						
92h	x111-1111	PINMODE	-	P2H	SEG	P2L	SEG		POSEG	
93h	0000-0000	P2OE		P2OE						
94h	1100-0000	OPTION	SXT	GAIN	STPPCK	SXTKICK	UART1W	UARTP1	T2SEL	T1SEL
95h	0x00-0000	INTFLG	LBDIF	-	TKIF	ADIF	PWMIF	IE2	PNCIF	TF3
96h	0000-0000	P1WKUP		P1WKUP						
97h	xxxx-xxx0	SWCMD		MTPALL / SWRST						
98h	0000-0000	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99h	xxxx-xxxx	SBUF				SB	UF			
9Ah	1111-1111	PWM0PRD				PWM	0PRD			
		PWM0DTY				PWM	0DTY			
9Ch	1111-1111	PWM1PRD				PWM	0PRD			
9Dh	1000-0000	PWM1DTY				PWM	1DTY			
9Eh	1000-0000	PWM2DTY				PWM	2DTY			
9Fh		PWM3DTY				PWM	3DTY			
A0h	1111-1111	P2	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
A1h	0000-0000	P3WKUP	P37WK	P36WK	P35WK	P34WK	P25WK	P24WK	P31WK	P30WK
	0001-0101	P1MODL		IOD3	P1M	IOD2	P1M		P1M	OD0
	0101-0101	P1MODH		OD7		IOD6	P1M		P1M	
	1111-1111	P3MODL		IOD3		IOD2	P3M		P3M	
	0101-0101	P3MODH	P3M	OD7	P3M	IOD6	P3M	OD5	P3M	OD4
	0000-0000	P4OE				P4				
	0001-1111	VCON	IVCS	PWRSAV	PORPD	LBDPD	LVRPD		VDDSET	
	0x00-0000	IE	EA	-	ET2	ES	ET1	EX1	ET0	EX0
-	0000-0000	INTE1	I2CIE	PWMIE	LBDIE	SPIE	ADTKIE	EX2	PNCIE	ET3
	XXXX-XXXX	TKDH	TKEOC	-		(T) T 7		DTH		
	XXXX-XXXX	TKDL	ססעד		TUTM	TK	DL	TT77	<b>110</b>	
	1100-1111 1000-0000	TKCON TKCON2	TKPD	D40	TKTMR			TKO		
			D11	P4S		SEI	DEC	TKR		CS
	0000-1100	RFCON P3		RFC P2.6		SEL	RFC		RF P2 1	
	1111-1111 0001-0010	P3 LCON	P3.7 DSPON	P3.6	P3.5 LCDUTY	P3.4	P3.3 LCD	P3.2	P3.1 LCD	P3.0 FMP
	0001-0010	LCON LCON2		LCDPUMP	BIAS2	LEDBLC		LCE		
	xxxx-xxxx	TM3SEC	LEDINOD	LCDFUMP	DIAGZ	TM3	SEC	LCL	יע	
	XXXX-XXXX XXXX-XXXX	TM3SEC TM3DL				TM3				
	xxxx-xxxx xxxx-xxxx	TM3DL TM3DH				1 171,	TM3DH			
	0000-0000		_	I		TM3				
D011	0000-0000	TM3RLD				1 1/13	KLU			



Adr	RST	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
B7h	0000-0000	TM3ADJ	TM3ADJS				TM3ADJ					
B8h	xx00-0000	IP	_	_	PT2	PS	PT1	PX1	PT0	PX0		
B9h	xx00-0000	IPH	_	_	PT2H	PSH	PT1H	PX1H	РТОН	PX0H		
BAh	xxx0-0000	IP1	PI2C	PPWM	PLBD	PSPI	PADPK	PX2	PPNC	PT3		
BBh	xxx0-0000	IP1H	PI2CH	PPWMH	PLBDH	PSPIH	PADPKH	PX2H	PPNCH	РТЗН		
BCh	0000-x000	SPCON	SPEN	MSTR	CPOL	CPHA	-	LSBF	SP	CR		
BDh	00x0-0xxx	SPSTA	SPIF	WCOL	-	RCVOVF	RCVBF	SPBSY	-	-		
BEh	0000-0000	SPDAT			•	SPI	DAT					
C2h	0000-0000	LVSET		LVR	SEL			LBD	SEL			
C3h	xxxx-xxxx	ADDTL	LBDO	-	-	ADEOC		ADC	DTL			
C4h	0001-1111	ADCON	ADO	CKS	ADCSRV			ADCHS				
C5h	xxxx-xxxx	ADDTH				ADI	DTH					
C6h	0011-0000	XBAUD	XBAUDS				BAUDRT		-	-		
C7h	0000-0000	EFTCON	EFT2CS	EFT1CS	EF	Г1S	EFTSLOW	FRCJMPE	FRCJMPS	CKHLDE		
C8h	0000-0000	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2N	CPRL2N		
	000x-xxxx	IAPWE	MTPWE	IAPTO	EEPWE			IAPWE				
CAh	0000-0000	RCP2L				RC	P2L					
-	0000-0000	RCP2H				RC	P2H					
CCh	0000-0000	TL2		TL2								
CDh	0000-0000	TH2		TH2								
-		PWMCON			PWM1PSC	n	PWM0CKS		PWM0PSC			
		PWMCON2	PWRSAV2	PWM5CLR	PWM0VX2	PWM1SNK	PWM5CKS		PWM5PSC	r		
D0h	0000-0000	PSW	CY	AC	F0	RS1	RS0	OV	F1	Р		
	0001-0000		IAPHTW		TM3PSC		WDT		WD	<b>FPSC</b>		
	0000-0011	AUX2	P07ADC	P20ADC	P02TCO	LBDEDGE		VBGOUT	IAI	PTE		
		PWM4DTY			PWM4DTY							
D5h	1000-0000	PWM5DTY			PWM5DTY							
		PWM5PRD				PWM			1	1		
	0000-0000	PWMOE			PWM4AOE				PWM0POE			
	0000-0111	CLKCON	FCK		SELFCK	SCKTYPE		STPSCK	CLK			
	0000-0000	ACC	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0		
	000x-0100	MICON	MIEN	MIACKO	MIIF	MIACKI	MISTART	MISTOP	MI	CR		
	0000-0000	MIDAT	245	544	24	1	DAT	54.6	544	540		
	1111-1111	P4	P4.7	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0		
	0000-0000	В	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0		
F1h	1111-1111	CRCDL					CDL					
F2h	1111-1111	CRCDH					CDH					
F3h	XXXX-XXXX	CRCIN				CR	CIN					
	XXXX-XXXX	CFGVBG	_	-	-			VBGTRIM				
	XXXX-XXXX	CFGFRC	_				FRCF					
F8h	xx00-0000	AUX1	-	-	TKSOC	ADSOC	CLRWDT	CLRTM3	STPRFC	DPSEL		

MTP Address	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3FFBh	CFGVBG	-	-	-			VBGTRIM		
3FFDh	CFGFRC	-	FRCF						
3FFFh	CFGWH	PROT	XRSTE	-	-	-	AGMOD	IAPHVS	-



# **SFR & CFGW DESCRIPTION**

Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
80h	PO	7~0	PO	R/W	FFh	Port0 data, also controls the P0.n pin's pull-up function. If the P0.n SFR data is "1" and the corresponding P0OE.n=0 (input mode), the pull-up is enabled.
81h	SP	7~0	SP	R/W	07h	Stack Point
82h	DPL	7~0	DPL	R/W	00h	Data Point low byte
83h	DPH	7~0	DPH	R/W	00h	Data Point high byte
		7	SMOD	R/W	0	Set 1 to enable UART double baud rate
		3	GF1	R/W	0	General purpose flag bit
87h	PCON	2	GF0	R/W	0	General purpose flag bit
		1	PD	R/W	0	Power down control bit, set 1 to enter Stop / Halt mode
		0	IDL	R/W	0	Idle control bit, set 1 to enter Idle mode
		7	TF1	R/W	0	Timer1 overflow flag Set by H/W when Timer/Counter 1 overflows. Cleared by H/W when CPU vectors into the interrupt service routine.
		6	TR1	R/W	0	Timer1 run control. 1: timer runs; 0: timer stops
		5	TF0	R/W	0	Timer0 overflow flag Set by H/W when Timer/Counter 0 overflows. Cleared by H/W when CPU vectors into the interrupt service routine.
		4	TR0	R/W	0	Timer0 run control. 1:timer runs; 0:timer stops
88h	TCON	3	IE1	R/W	0	External Interrupt 1 (INT1 pin) edge flag Set by H/W when an INT1 pin falling edge is detected. Cleared by H/W when CPU vectors into the interrupt service routine.
		2	IT1	R/W	0	External Interrupt 1 control bit 0: Low level active (level triggered) for INT1 pin 1: Falling edge active (edge triggered) for INT1 pin
		1	IE0	R/W	0	External Interrupt 0 (INT0 pin) edge flag Set by H/W when an INT0 pin falling edge is detected. Cleared by H/W when CPU vectors into the interrupt service routine.
		0	IT0	R/W	0	External Interrupt 0 control bit 0: Low level active (level triggered) for INT0 pin 1: Falling edge active (edge triggered) for INT0 pin
		7	GATE1	R/W	0	Timer1 gating control bit 0: Timer1 enable when TR1 bit is set 1: Timer1 enable only while the INT1 pin is high and TR1 bit is set
		6	CT1N	R/W	0	Timer1 Counter/Timer select bit 0: Timer mode, Timer1 data increases at 2 System clock cycle rate 1: Counter mode, Timer1 increases by T1 pin or Slow clock event
		5~4	TMOD1	R/W	00	Timer1 mode select 00: 8-bit timer/counter (TH1) and 5-bit prescaler (TL1) 01: 16-bit timer/counter 10: 8-bit auto-reload timer/counter (TL1). Reloaded from TH1 at overflow. 11: Timer1 stops
89h	TMOD	3	GATE0	R/W	0	Timer0 gating control bit 0: Timer0 enable when TR0 bit is set 1: Timer0 enable only while the INT0 pin is high and TR0 bit is set
		2	CT0N	R/W	0	Timer0 Counter/Timer select bit 0: Timer mode, Timer0 data increases at 2 System clock cycle rate 1: Counter mode, Timer0 increases by T0 pin, Slow clock or RFC event
		1~0	TMOD0	R/W	00	Timer0 mode select 00: 8-bit timer/counter (TH0) and 5-bit prescaler (TL0) 01: 16-bit timer/counter 10: 8-bit auto-reload timer/counter (TL0). Reloaded from TH0 at overflow. 11: TL0 is an 8-bit timer/counter. TH0 is an 8-bit timer/counter using Timer1's TR1 and TF1 bits.
8Ah	TL0	7~0	TL0	R/W	00h	Timer0 data low byte
8Bh	TL1	7~0	TL1	R/W	00h	Timer1 data low byte
8Ch	TH0	7~0	TH0	R/W	00h	Timer0 data high byte
8Dh	TH1	7~0	TH1	R/W	00h	Timer1 data high byte



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
90h	P1	7~0	P1	R/W	FFh	Port1 data
91h	POOE	7~0	POOE	R/W	00h	Port0 CMOS Push-Pull output enable control, 1=Enable.
		6~5	P2HSEG	R/W	11	<ul> <li>P2.4~P2.6 pin LCD/LED mode control.</li> <li>00: P2.4~P2.6 are I/O pins</li> <li>01: P2.4 and P2.5 are I/O pins, P2.6 is LCD/LED Segment pin</li> <li>10: P2.4 is I/O pin, P2.5 and P2.6 are LCD/LED Segment pins</li> <li>11: P2.4~P2.6 are LCD/LED Segment pins</li> </ul>
92h	PINMODE	4~3	P2LSEG	R/W	11	<ul> <li>P2.1~P2.3 pin LCD/LED mode control.</li> <li>00: P2.1~P2.3 are I/O pins</li> <li>01: P2.1 and P2.2 are I/O pins, P2.3 is LCD/LED Segment pin</li> <li>10: P2.1 is I/O pin, P2.2 and P2.3 are LCD/LED Segment pins</li> <li>11: P2.1~P2.3 are LCD/LED Segment pins</li> </ul>
		2~0	P0SEG	R/W	111	Port0 LCD/LED mode control. 000: P0.0~P0.6 are I/O pins 001: P0.0~P0.5 are I/O pins, P0.6 is LCD/LED Segment pin 010: P0.0~P0.4 are I/O pins, P0.5~P0.6 are LCD/LED Segment pins 011: P0.0~P0.3 are I/O pins, P0.4~P0.6 are LCD/LED Segment pins 100: P0.0~P0.2 are I/O pins, P0.3~P0.6 are LCD/LED Segment pins 101: P0.0~P0.1 are I/O pins, P0.2~P0.6 are LCD/LED Segment pins 110: P0.0 is I/O pin, P0.1~P0.6 are LCD/LED Segment pins 111: P0.0~P0.6 are LCD/LED Segment pins
93h	P2OE	7~0	P2OE	R/W	00h	Port2 CMOS Push-Pull output enable control, 1=Enable.
		7~6	SXTGAIN	R/W	11	SXT oscillator gain 0=Lowest gain, 3=Highest Gain
		5 ST	STPPCK	R/W	0	Set 1 to stop UART/Timer0/1/2 clock in Idle mode for current reducing.
		4	SXTKICK	R/W	0	Set 1 to kick SXT by LCD pump, for crystal start up $@V_{BAT} < 1.5V$
		3	UART1W	R/W	0	Set 1 to enable one wire UART mode, both TXD/RXD use P3.1 pin.
94h	OPTION	2	UARTP1	R/W	0	UART pin select 0: P3.0 / P3.1 is UART RXD / TXD 1: P1.2 / P1.3 is UART RXD / TXD
		1	T2SEL	R/W	0	Timer2 Counter mode (CT2N=1) input select 0: P1.0 pin (8051 standard) 1: Slow clock divided by 16 (SLOWCLK/16)
		0	T1SEL	R/W	0	Timer1 Counter mode (CT1N=1) input select 0: P3.5 pin (8051 standard) 1: Slow clock divided by 16 (SLOWCLK/16)
		7	LBDIF	R/W	0	LBD Interrupt Flag Set by H/W at LBDO's rising or falling edge. Cleared by H/W when CPU vectors into the interrupt. S/W writes 7Fh to INTFLG to clear this flag.
		5	TKIF	R/W	0	Touch Key Interrupt Flag Set by H/W when TK end of conversion. S/W can write DFh to INTFLG to clear this bit.
		4	ADIF	R/W	0	ADC Interrupt Flag Set by H/W when ADC end of conversion. S/W can write EFh to INTFLG to clear this bit
		3	PWMIF	R/W	0	PWM5 period counter full interrupt flag Set by H/W when PWM5 period counter full. Cleared by H/W when CPU vectors into the interrupt. S/W can write F7h to INTFLG to clear this bit.
95h	INTFLG	2	IE2	R/W	0	External Interrupt 2 (INT2 pin) edge flag Set by H/W when a falling edge is detected on the INT2 pin, no matter the EX2 is 0 or 1. Cleared by H/W when CPU vectors into the interrupt. S/W can write FBh to INTFLG to clear this bit.
		1	PNCIF	R/W	0	Pin change Interrupt flag Set by H/W when a Port1~3 pin state change is detected and its interrupt enable bit is set (P1WKUP/P3WKUP). PNCIE does not affect this flag's setting. Cleared by H/W when CPU vectors into the interrupt. S/W can write FDh to INTFLG to clear this bit.
		0	TF3	R/W	0	Timer3 Interrupt Flag Set by H/W when Timer3 reaches TM3PSC setting cycles. Cleared by H/W when CPU vectors into the interrupt. S/W can write FEh to INTFLG to clear this bit.

\_\_\_\_\_



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
96h	P1WKUP	7~0	P1WKUP	R/W	00h	P1.7~P1.0 pin individual Wake-up / Interrupt enable control
			CWDCT			0: Disable; 1: Enable.
97h	SWCMD	7~0 7~0	SWRST MTPALL	W W	_	Write 56h to generate S/W Reset Write 65h to set MTPALL flag and enable MTP IAP; Write other value to clear MTPALL flag and disable IAP. It is recommended to clear it immediately after IAP access.
		0	MTPALL	R	0	Flag indicates MTP area can be access by IAP or not
		7	SM0	R/W	0	Serial port mode select bit 0, 1 (SM0, SM1)= 00: Mode0: 8 bit shift register, Baud Rate = $F_{SYSCLK} / 2$ 01: Mode1: 8 bit UART, Baud Rate is variable
		6	SM1	R/W	0	10: Mode2: 9 bit UART, Baud Rate = $F_{SYSCLK}$ / 32 or / 64 11: Mode3: 9 bit UART, Baud Rate is variable
98h	SCON	5	SM2	R/W	0	Serial port mode select bit 2 SM2 enables multiprocessor communication over a single serial line and modifies the above as follows. In Modes 2 & 3, if SM2 is set then the received interrupt will not be generated if the received ninth data bit is 0. In Mode 1, the received interrupt will not be generated unless a valid stop bit is received. In Mode 0, SM2 should be 0.
	~ ~ ~ ~ ~ ~	4	REN	R/W	0	Set 1 to enable UART Reception
		3	TB8	R/W	0	Transmitter bit 8, ninth bit to transmit in Modes 2 and 3
		2	RB8	R/W	0	Receive Bit 8, contains the ninth bit that was received in Mode 2 and 3 or the stop bit in Mode 1 if SM2=0
		1	TI	R/W	0	Transmit Interrupt flag Set by H/W at the end of the eighth bit in Mode 0, or at the beginning of the stop bit in other modes. Must be cleared by S/W
		0	RI	R/W	0	Receive Interrupt flag Set by H/W at the end of the eighth bit in Mode 0, or at the sampling point of the stop bit in other modes. Must be cleared by S/W.
99h	SBUF	7~0	SBUF	R/W	_	UART transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the paths are independent.
-	PWM0PRD		PWM0PRD		FFh	PWM0 Period, FFh=256 PWMCLK, 7Fh=128 PWMCLK
	PWM0DTY		PWM0DTY		80h	PWM0 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK
	PWM1PRD		PWM1PRD	R/W	FFh	PWM1~4 Period, FFh=256 PWMCLK, 7Fh=128 PWMCLK
	PWM1DTY		PWM1DTY	R/W	80h	PWM1 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK
	PWM2DTY		PWM2DTY		80h	PWM2 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK
9Fh A0h	PWM3DTY P2	7~0 7~0	PWM3DTY P2	R/W R/W	80h FFh	PWM3 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK Port2 data, also controls the P2.n pin's pull-up function. If the P2.n SFR data is "1" and the corresponding P2OE.n=0 (input mode), the pull-up is enabled.
		7	P37WK	R/W	0	
		6	P36WK	R/W	0	
		5	P35WK	R/W	0	
Alh	P3WKUP	4	P34WK	R/W	0	P3.7~4, P2.5~4, P3.1~0 pin individual Wake-up / Interrupt enable control 0: Disable
AIII	FJWKUP	3	P25WK	R/W	0	1: Enable
		2	P24WK	R/W	0	
		1	P31WK	R/W	0	
		0	P30WK	R/W	0	
		7~6	P1MOD3	R/W	00	P1.3 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.3 is ADC input
A2h	P1MODL	5~4	P1MOD2	R/W	01	P1.2 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.2 is ADC input P1.1 Pin Control
		3~2	P1MOD1	R/W	01	P1.1 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.1 is ADC input P1.0 Pin Control
		1~0	P1MOD0	R/W	01	00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.0 is ADC input P1.7 Pin Control
A3h	P1MODH	7~6	P1MOD7	R/W	01	00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.7 is ADC input P1.6 Pin Control
		5~4	P1MOD6	R/W	01	00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.6 is ADC input



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		3~2	P1MOD5	R/W	01	P1.5 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.5 is ADC input
A3h	P1MODH	1~0	P1MOD4	R/W	01	P1.4 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P1.4 is ADC input
		7~6	P3MOD3	R/W	11	P3.3 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P3.3 is LCD Segment
		5~4	P3MOD2	R/W	11	P3.2 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P3.2 is LCD Segment
A4h	P3MODL	3~2	P3MOD1	R/W	11	P3.1 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P3.1 is LCD Segment
		1~0	P3MOD0	R/W	11	P3.0 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P3.0 is LCD Segment
		7~6	P3MOD7	R/W	01	P3.7 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Not defined
A5h	P3MODH	5~4	P3MOD6	R/W	01	P3.6 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Not defined
AJII	1 SMODII	3~2	P3MOD5	R/W	01	P3.5 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P3.5 is ADC input
		1~0	P3MOD4	R/W	01	P3.4 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3, P3.4 is ADC input
A6h	P4OE	7~0	P4OE	R/W	00h	Port4 CMOS Push-Pull output enable control, 1=Enable.
		7	IVCS	R/W	0	Chip internal LDO Regulator enable control 0: LDO disable, $V_{DD} = V_{BAT}$ 1: LDO enable, $V_{DD} = LDO$ Regulator output
		6	PWRSAV	R/W	0	Power saving mode control 0: No power saving 1: Power saving, disable POR in Halt mode, disable LVR/LBD in Idle/Halt/Stop mode, POR 1/16 duty.
A7h	VCON	5	PORPD	R/W	0	POR control, 1=force POR disable
11,11	,	4	LBDPD	R/W	1	LBD control, 1=force LBD disable
		3	LVRPD	R/W	1	LVR control, 1=force LVR disable
		2~0	VDDSET	R/W	111	
		7	EA	R/W	0	<ul><li>Global interrupt enable control.</li><li>0: Disable all Interrupts.</li><li>1: Each interrupt is enabled or disabled by its own interrupt control bit.</li></ul>
		5	ET2	R/W	0	Set 1 to enable Timer2 interrupt
		4	ES	R/W	0	Set 1 to enable Serial Port (UART) Interrupt
A8h	IE	3	ET1	R/W	0	Set 1 to enable Timer1 Interrupt
		2	EX1	R/W	0	Set 1 to enable external INT1 pin Interrupt & Stop/Halt mode wake up capability
		1	ET0	R/W	0	Set 1 to enable Timer0 Interrupt
		0	EX0	R/W	0	Set 1 to enable external INT0 pin Interrupt & Stop/Halt mode wake up capability
		7	I2CIE	R/W	0	Set 1 to enable Master I2C Interrupt
		6	PWMIE	R/W	0	Set 1 to enable external PWM Interrupt & Halt mode wake up capability
		5	LBDIE	R/W	0	Set 1 to enable LBD Interrupt
105	INTE 1	4	SPIE	R/W	0	Set 1 to enable SPI Interrupt
A9h	INTE1	3	ADTKIE	R/W	0	Set 1 to enable ADC / Touch Key Interrupt
		2	EX2	R/W	0	Set 1 to enable external INT2 pin Interrupt & Stop/Halt mode wake up capability
		1	PNCIE	R/W	0	Set 1 to enable Port1~3 Pin Change Interrupt
		0	ET3	R/W	0	Set 1 to enable Timer3 Interrupt & Halt mode wake up capability

\_\_\_\_




Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
ABh	TKDH	7	TKEOC	R	-	Touch Key End of Conversion, 1=EOC.
7 IDII		5~0	TKDTH	R	—	Touch Key Counter Data 13~8
ACh	TKDL	7~0	TKDL	R	-	Touch Key Counter Data 7~0
		7	TKPD	R/W	1	Touch Key Power Down 0: Touch Key enable 1: Touch Key disable
		6~4	TKTMR	R/W	100	Touch Key Conversion Time 000: Conversion time shortest ··· 111: Conversion time longest
ADh	TKCON	3~0	TKCHS	R/W	1111	Touch Key Channel Select         0000: TK0 (P1.0)       0101: TK5 (P1.5)         0001: TK1 (P1.1)       0110: TK6 (P1.6)         0010: TK2 (P1.2)       0111: TK7 (P1.7)         0011: TK3 (P1.3)       1000: TK8 (P3.4)         0100: TK4 (P1.4)       1001: TK9 (P3.5)         1111: TK15 (Internal reference)
AEh	TKCON2	7~4	P4SEG	R/W	1000	Port4 LCD/LED mode control. 0000: P4.0~P4.7 are I/O pins 0001: P4.0~P4.6 are I/O pins, P4.7 is LCD/LED Segment pin 0010: P4.0~P4.5 are I/O pins, P4.6~P4.7 are LCD/LED Segment pins 0011: P4.0~P4.4 are I/O pins, P4.5~P4.7 are LCD/LED Segment pins 0100: P4.0~P4.3 are I/O pins, P4.4~P4.7 are LCD/LED Segment pins 0101: P4.0~P4.2 are I/O pins, P4.3~P4.7 are LCD/LED Segment pins 0101: P4.0~P4.1 are I/O pins, P4.2~P4.7 are LCD/LED Segment pins 0111: P4.0 is I/O pin, P4.1~P4.7 are LCD/LED Segment pins 0111: P4.0 is I/O pin, P4.1~P4.7 are LCD/LED Segment pins 1000: P4.0~P4.7 are LCD/LED Segment pins
		3~0	TKREFC	R/W	0000	Touch Key reference clock capacitor select 0000: Smallest (conversion time shortest) 1111: Biggest (conversion time longest)
		7~6	P1RFC	R/W	00	P1.7~P1.4 pin RFC mode control. 00: P1.7~P1.4 are not RFC pins 01: P1.7 and P1.6 are RFC pins, P1.5 and P1.4 are not RFC pins 10: P1.7~P1.5 are RFC pins, P1.4 is not RFC pin 11: P1.7~P1.4 are RFC pins
AFh	RFCON	5~4	TOSEL	R/W	00	Timer0 Counter mode (CT0N=1) T0 input select 00: P3.4 pin (8051 standard) 01: RFC clock divided by 1/4/16/64 10: Slow clock divided by 16 (SLOWCLK/16) 11: RFC clock divided by 1/4/16/64 gated by Timer2 overflow
		3~2	RFCPSC	R/W	11	RFC clock divider to Timer0 00: divided by 64 01: divided by 16 10: divided by 4 11: divided by 1
		1~0	RFCS	R/W	00	Select RFC convert channel. 00: RFC0R (P1.6) 01: RFC1R (P1.5) 10: RFC2R (P1.4)
B0h	P3	7~0	P3	R/W	FFh	Port 3 data
II		7	DSPON	R/W	0	LCD / LED display enable control. 1=Enable
B1h	LCON	6~4	LCDUTY	R/W	001	LCD / LED duty control.           000: 1/3 duty         011: 1/6 duty           001: 1/4 duty         100: 1/7 duty           010: 1/5 duty         101: 1/8 duty           111: All LED Segment DC output, SEG0~2 replace the COM0~2
		3~2	LCDCLK	R/W	00	LCD / LED clock source         00: SLOWCLK       10: FASTCLK/128         01: SLOWCLK/2       11: FASTCLK/256
		1~0	LCDFMR	R/W	10	LCD /LED Frame Rate, 3=Highest; 0=Lowest



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						LCD / LED mode select for COM and SEG pins
		7	LEDMOD	R/W	0	0: LCD mode;
						1: LED mode
		6	LCDPUMP	DAV	0	LCD pump / LED DMX mode select
		6	LCDPUMP	K/ W	0	0: LCD no pump / LED Normal mode 1: LCD Pump / LED DMX mode
						LCD Bias select
		5	BIAS2	R/W	0	0: 1/3 Bias;
						1: 1/2 Bias
				DAV	0	LED brightness balance
		4	LEDBLC	R/W	0	0: LED Normal Brightness; 1: LED Balanced Brightness
						LCD Brightness, VLCD Voltage level control
						0000: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/40
B2h	LCON2					0001: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/38
						0010: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/37
						0011: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/36
						0100: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/35 0101: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/34
						0110: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/33
		3~0	LCDBV	R/W	0001	0111: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/32
						1000: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/31
						1001: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/30
						1010: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/29 1011: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/28
						1011. $VLCD = (LCDPUMP + 1) * V_{BAT} * 24/28$ 1100: $VLCD = (LCDPUMP + 1) * V_{BAT} * 24/27$
						1101: VLCD = (LCDPUMP + 1) * $V_{BAT}$ = 24/26
						1110: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/25
						1111: VLCD = (LCDPUMP + 1) * $V_{BAT}$ * 24/24
B3h	TM3SEC	7~0	TM3SEC	R	-	Timer3 count data bit 22~15
B4h	TM3DL	7~0	TM3DL	R	-	Timer3 count data bit 7~0
B5h	TM3DH	6~0	TM3DH	R	-	Timer3 count data bit 14~8
B6h	TM3RLD	7~0	TM3RLD	R/W	00h	Timer3 overflow reload data for Timer3 bit 22~15 (TM3SEC) Timer3 adjustment sign
		7	7 TM3ADJS	R/W	0	0: Timer3 positive adjust, to increase Timer3 counting rate
D.71			, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			1: Timer3 negative adjust, to decrease Timer3 counting rate
B7h	TM3ADJ			R/W	00h	Timer3 adjust magnitude, 0.477 ppm per LSB.
		6~0	TM3ADJ			The adjustment is calculated as ±TM3ADJ*0.477ppm. The total adjustable
		~	DTTO	DAV	0	range is $\pm$ 61ppm.
		5	PT2	R/W	0	Timer2 Interrupt Priority Low bit
		4	PS DT1	R/W	0	Serial Port (UART) Interrupt Priority Low bit
B8h	IP	3	PT1 PX1	R/W R/W	0	Timer1 Interrupt Priority Low bit External INT1 Pin Interrupt Priority Low bit
		1	PT0	R/W	0	TimerO Interrupt Priority Low bit
		0	PX0	R/W	0	External INTO Pin Interrupt Priority Low bit
		5	PT2H	R/W	0	Timer2 Interrupt Priority High bit
		4	PSH	R/W	0	Serial Port (UART) Interrupt Priority High bit
DOI		3	PT1H	R/W	0	Timer1 Interrupt Priority High bit
B9h	IPH	2	PX1H	R/W	0	External INT1 Pin Interrupt Priority High bit
		1	PT0H	R/W	0	Timer0 Interrupt Priority High bit
		0	PX0H	R/W	0	External INTO Pin Interrupt Priority High bit
		7	PI2C	R/W	0	I2C Interrupt Priority Low bit
		6	PPWM	R/W	0	PWM Interrupt Priority Low bit
		5	PLBD	R/W	0	LBD Interrupt Priority Low bit
BAh	IP1	4	PSPI	R/W	0	SPI Interrupt Priority Low bit
		3	PADTK	R/W	0	ADC / Touch Key Interrupt Priority Low bit
		2	PX2	R/W	0	External INT2 Pin Interrupt Priority Low bit
		1	PPNC	R/W	0	Pin change Interrupt Priority Low bit
		0	PT3	R/W	0	Timer3 Interrupt Priority Low bit



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		7	PI2CH	R/W	0	I2C Interrupt Priority High bit
		6	PPWMH	R/W	0	PWM Interrupt Priority High bit
		5	PLBDH	R/W	0	LBD Interrupt Priority High bit
BBh	IP1H	4	PSPIH	R/W	0	SPI Interrupt Priority High bit
DDI		3	PADTKH	R/W	0	ADC / Touch Key Interrupt Priority High bit
		2	PX2H	R/W	0	External INT2 Pin Interrupt Priority High bit
		1	PPNCH	R/W	0	Pin change Interrupt Priority High bit
		0	PT3H	R/W	0	Timer3 Interrupt Priority High bit
		7	SPEN	R/W	0	Set 1 to enable SPI & P2.4~P2.6 SPI pin function SPI Master Mode Enable.
		6	MSTR	R/W	0	0: Slave Mode; 1: Master Mode
						SPI Clock Polarity
		5	CPOL	R/W	0	0: SCK is low in idle state;
D. 61	~~~~~					1: SCK is high in idle state
BCh	SPCON	<b>N</b> 4	CDUA	DAV	0	SPI Clock Phase
			СРНА	R/W	0	0: Data sampled on first edge of SCK period 1: Data sampled on second edge of SCK period
		-		-		SPI LSB First.
		2	LSBF	R/W	0	0: MSB first; 1: LSB first
		1~0	SPCR	R/W	00	SPI Clock Rate.
		1 0	breit	10 11	00	00: F <sub>SYSCLK</sub> /2; 01: F <sub>SYSCLK</sub> /4; 10: F <sub>SYSCLK</sub> /8; 11: F <sub>SYSCLK</sub> /16
		7	SPIF	R/W	0	SPI Interrupt Flag Set by H/W at the end of a data transfer. Cleared by H/W when interrupt is
		/	5111	IX/ W	0	vectored into. Write 0 to this bit will clear this flag.
						Write Collision Interrupt Flag
		6	WCOL	R/W	0	Set by H/W if write data to SPDAT when SPBSY=1. Write 0 to this bit or
						rewrite data to SPDAT when SPBSY=0 will clear this flag.
BDh	SPSTA	4	RCVOVF	R/W	0	Receive Buffer Overrun Flag
		4 KC	KUVUVF	K/ W	0	Set by H/W at the end of a data transfer and RCVBF=1. Write 0 to this bit or read SPDAT register will clear this flag.
		3				Receive Buffer Full Flag
			RCVBF	R/W	0	Set by H/W at the end of a data transfer. Write 0 to this bit or read SPDAT
						register will clear this flag.
		2	SPBSY	R	-	SPI Busy Flag (Read Only) Set by H/W when a SPI transfer is in progress.
						SPI Transmit and Receive Data
BEh	SPDAT	7~0	SPDAT	D/W	00h	The SPDAT register is used to transmit and receive data. Writing data to
DEII	SPDAT	/~0	SEDAT	R/W	00h	SPDAT place the data into shift register and start a transfer when in
						Master mode. Reading SPDAT returns the contents of the receive buffer.
						Low Voltage Reset select 0000: LVR=1.73V 0001: LVR=1.85V
						0000. LVR=1.75V 0001. LVR=1.85V 0010: LVR=1.98V 0011: LVR=2.10V
						0100: LVR=2.22V 0101: LVR=2.34V
		7~4	LVRSEL	R/W	0000	0110: LVR=2.46V 0111: LVR=2.59V
						1000: LVR=2.71V 1001: LVR=2.83V 1010: LVR=2.06V 1011: LVR=2.00V
						1010: LVR=2.96V         1011: LVR=3.09V           1100: LVR=3.21V         1101: LVR=3.33V
						1100. LVR=3.21V 1101. LVR=3.55V 1110: LVR=3.46V 1111: LVR=3.58V
C2h	LVSET					Low Battery Detector select
						0000: LBD=1.73V 0001: LBD=1.85V
						0010: LBD=1.98V 0011: LBD=2.10V 0100: LBD=2.22V 0101: LBD=2.24V
		3~0	LBDSEL	R/W	0000	0100: LBD=2.22V 0101: LBD=2.34V 0110: LBD=2.46V 0111: LBD=2.59V
		5.00	LDDGLL	10/11	0000	1000: LBD=2.71V 1001: LBD=2.83V
						1010: LBD=2.96V 1011: LBD=3.09V
						1100: LBD=3.21V 1101: LBD=3.33V
			1050	F		1110: LBD=3.46V 1111: LBD=3.58V
<b>C</b> 21		7	LBDO	R	-	Low Battery Detector flag, 1=V <sub>BAT</sub> < LBDSEL's setting voltage
C3h	ADDTL	4	ADEOC	R	-	ADC end of conversion. 1=end
		3~0	ADCDTL	R	—	ADC data bit 3~0





Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						ADC clock rate select
		7~6	ADCKS	R/W	00	$00: F_{SYSCLK}/32 \qquad 10: F_{SYSCLK}/8$
						$01: F_{SYSCLK}/16 \qquad 11: F_{SYSCLK}/4$
		5	ADCSRV	R/W	0	ADC reference voltage select
						0: V <sub>BAT</sub> ; 1: 2.4V ADC channel select
C4h	ADCON					00000: AD0 (P1.0) 00111: AD7 (P1.7)
C-III	ADCON					000001: AD1 (P1.1) 01000: AD8 (P3.4)
		4~0		DAV	1.57	00010: AD2 (P1.2) 01001: AD9 (P3.5)
			ADCHS	R/W	1Fh	00011: AD3 (P1.3) 01010: AD10 (P2.0)
						00100: AD4 (P1.4) 01011: AD11 (P0.7)
						00101: AD5 (P1.5) 01100: VBG (ADCSRV=0)
						00110: AD6 (P1.6) 10111: V <sub>BAT</sub> /4
C5h	ADDTH	7~0	ADDTH	R	-	ADC data bit 11~4
		_		DAL	0	select UART extra baud rate generator
C6h	XBAUD	7	XBAUDS	R/W	0	0: Baud rate uses Timer1/Timer2 overflow
		6.0	DAUDDT	DAV	201	1: Baud rate uses BAUDRT
		6~0	BAUDRT	R/W	30h	Extra baud rate
		7	EFT2CS	R/W	0	EFT Detector1 enable control. 1=Enable
		6	EFT1CS	R/W	0	EFT Detector2 enable control. 1=Enable
071	FFEGON	5~4	EFT1S	R/W	00	EFT Detector1 sensitivity adjust. 3=Highest
C7h	EFTCON	3	EFTSLOW	R/W	0	Force SYSCLK to SLOWCLK while EFT detected. 1=Enable
		2	FRCJMPE		0	FRC spread frequency control. 1=Enable
		1	FRCJMPS	R/W	0	FRC spread frequency scale select: 0=1%, 1=2%
		0	CKHLDE	R/W	0	SYSCLK clock hold while EFT detected. 1=Enable
		7	TF2	R/W	0	Timer2 overflow flag Set by H/W when Timer/Counter 2 overflows unless RCLK=1 or
		/	112	11/ 11	0	TCLK=1. This bit must be cleared by S/W.
		6				T2EX interrupt pin falling edge flag
			EXF2	R/W	0	Set when a capture or a reload is caused by a negative transition on T2EX
						pin if EXEN2=1. This bit must be cleared by S/W.
		5 RCL				UART receive clock control bit
			RCLK	R/W	0	0: Use Timer1 overflow as receive clock for serial port in mode 1 or 3
						1: Use Timer2 overflow as receive clock for serial port in mode 1 or 3
		4	TCLK	R/W	0	UART transmit clock control bit 0: Use Timer1 overflow as transmit clock for serial port in mode 1 or 3
		4				1: Use Timer2 overflow as transmit clock for serial port in mode 1 of 3
						T2EX pin enable
C8h	T2CON			DAL	0	0: T2EX pin disable
		3	EXEN2	R/W	0	1: T2EX pin enable, it cause a capture or reload when a negative transition
						on T2EX pin is detected if RCLK=TCLK=0
		2	TR2	R/W	0	Timer2 run control. 1:timer runs; 0:timer stops
			OTAN	D/117	0	Timer2 Counter/Timer select bit
		1	CT2N	R/W	0	0: Timer mode, Timer2 data increases at 2 System clock cycle rate
						1: Counter mode, Timer2 increases by T2 pin or Slow clock event Timer2 Capture/Reload control bit
						0: Reload mode, auto-reload on Timer2 overflows or negative transitions
		0	CDDI ANI	DAL	0	on T2EX pin if EXEN2=1.
		0	CPRL2N	R/W	0	1: Capture mode, capture on negative transitions on T2EX pin if EXEN2=1.
						If RCLK=1 or TCLK=1, CPRL2N is ignored and timer is forced to
					<u> </u>	auto-reload on Timer2 overflow.
		7~0	IAPWE	W	_	Write 47h to set MTPWE control flag; Write E2h to set EEPWE control
					0	flag; Write other value to clear MTPWE and EEPWE flag.
COL	LADAVE	7	MTPWE	R	0	Flag indicates MTP memory can be written by IAP or not, 1=Enable.
C9h	IAPWE	E	IADTO	р	0	MTP (or EEPROM) write Time-Out flag, Set by H/W when MTP (or EEPROM) write Time out occurs. Cleared by H/W when MTPW/E=0 (or
		6	IAPTO	R	U	EEPROM) write Time-out occurs. Cleared by H/W when MTPWE=0 (or EEPWE=0).
		5	EEPWE	R	0	Flag indicates EEPROM memory can be written or not, 1=Enable.
CAh	RCP2L	7~0	RCP2L	R/W	00h	Timer2 reload/capture data low byte
CBh	RCP2H	7~0	RCP2H	R/W	00h	Timer2 reload/capture data high byte
<u></u>		. 0		//	5011	



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
CCh	TL2	7~0	TL2	R/W	00h	Timer2 data low byte
CDh	TH2	7~0	TH2	R/W	00h	Timer2 data high byte
		7	PWM1CKS	R/W	0	PWM1~4 clock source select 0: Slow clock 1: Fast clock
CEh	PWMCON	6~4	PWM1PSC	R/W	000	PWM1~4 clock prescaler 000: PWM clock is Slow/Fast clock divided by 128 001: PWM clock is Slow/Fast clock divided by 64 010: PWM clock is Slow/Fast clock divided by 32 011: PWM clock is Slow/Fast clock divided by 16 100: PWM clock is Slow/Fast clock divided by 8 101: PWM clock is Slow/Fast clock divided by 4 110: PWM clock is Slow/Fast clock divided by 2 111: PWM clock is Slow/Fast clock divided by 1
CEII	rwmcon	3	PWM0CKS	R/W	0	PWM0 clock source select 0: Slow clock 1: Fast clock
		2~0	PWM0PSC	R/W	000	PWM0 clock prescaler 000: PWM clock is Slow/Fast clock divided by 128 001: PWM clock is Slow/Fast clock divided by 64 010: PWM clock is Slow/Fast clock divided by 32 011: PWM clock is Slow/Fast clock divided by 16 100: PWM clock is Slow/Fast clock divided by 8 101: PWM clock is Slow/Fast clock divided by 4 110: PWM clock is Slow/Fast clock divided by 2 111: PWM clock is Slow/Fast clock divided by 1
		7	PWRSAV2	R/W	0	Power saving mode control 0: No power saving 1: Reduce Slow mode current consumption
		6	PWM5CLR	R/W	1	Clear PWM5 Period counter 0: PWM5 run 1: PWM5 clear and hold
		5	PWM0VX2	R/W	0	<ul> <li>PWM0P / PWM0N pump drive select</li> <li>0: PWM0P/N normal drive</li> <li>1: PWM0P/N pump drive (high level = V<sub>BAT</sub> * 2, need LCD pump)</li> </ul>
CEh	PWMCON2	4	PWM1SNK	R/W	0	PWM1 high sink select 0: PWM1 normal sink 1: PWM1 high sink (300mA)
CIII	r www.com2	3	PWM5CKS	R/W	0	PWM5 clock source select 0: Slow clock 1: Fast clock
		2~0	PWM5PSC	R/W	000	PWM5 clock prescaler 000: PWM clock is Slow/Fast clock divided by 128 001: PWM clock is Slow/Fast clock divided by 64 010: PWM clock is Slow/Fast clock divided by 32 011: PWM clock is Slow/Fast clock divided by 16 100: PWM clock is Slow/Fast clock divided by 8 101: PWM clock is Slow/Fast clock divided by 4 110: PWM clock is Slow/Fast clock divided by 2 111: PWM clock is Slow/Fast clock divided by 1
		7	CY	R/W	0	ALU carry flag
		6	AC	R/W	0	ALU auxiliary carry flag
		5	F0	R/W	0	General purpose user-definable flag
D0h	PSW	4	RS1	R/W	0	Register Bank Select bit 1
DOU	r5W	3	RS0	R/W	0	Register Bank Select bit 0
		2	OV	R/W	0	ALU overflow flag
		1	F1	R/W	0	General purpose user-definable flag
		0	Р	R/W	0	Parity flag



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		7	IAPHTW	R/W	0	IAP high temperature write enable. 1=Enable
D2h	WDTCON	6~4	TM3PSC	R/W	001	Timer3 Interrupt rate 000: Timer3 interrupt occurs when 23 bit count data overflow 001: Timer3 interrupt rate is 32768 Slow clock cycles (1.0S for SXT) 010: Timer3 interrupt rate is 16384 Slow clock cycles (0.5S for SXT) 011: Timer3 interrupt rate is 8192 Slow clock cycles (0.25S for SXT) 100: Timer3 interrupt rate is 4096 Slow clock cycles (0.125S for SXT) 101: Timer3 interrupt rate is 2048 Slow clock cycles (62.5ms for SXT) 110: Timer3 interrupt rate is 1024 Slow clock cycles (31.2ms for SXT) 111: Timer3 interrupt rate is 512 Slow clock cycles (15.6ms for SXT)
D2n	WDICON	3~2	WDTMOD	R/W	00	WDT control 00: WDT disable 01: WDT disable in Halt / Stop mode, enable in Idle / Slow / Fast mode 10: WDT disable in Idle / Halt / Stop mode, enable in Slow / Fast mode 11: WDT disable in Stop mode, enable in Halt / Idle / Slow / Fast mode
		1~0	WDTPSC	R/W	00	<ul> <li>WDT pre-scalar time select</li> <li>00: WDT overflow is 2048 Slow clock cycle (64ms @SXT=32K)</li> <li>01: WDT overflow is 4096 Slow clock cycle (128ms @SXT=32K)</li> <li>10: WDT overflow is 8192 Slow clock cycle (256ms @SXT=32K)</li> <li>11: WDT overflow is 16384 Slow clock cycle (512ms @SXT=32K)</li> </ul>
		7	P07ADC	R/W	0	P0.7 ADC pin select. 1=Select P0.7 as ADC input
		6	P20ADC	R/W	0	P2.0 ADC pin select. 1=Select P2.0 as ADC input
		5	P02TCO	R/W	0	P0.2 TCO pin select. 1=Select P0.2 as F <sub>SYSCLK</sub> /2 output
		4	LBDEDGE		0	LBDIF trigger condition 0: LBDIF trigger by LBDO's rising edge. (when V <sub>BAT</sub> falling) 1: LBDIF trigger by LBDO's falling edge. (when V <sub>BAT</sub> rising)
D3h	AUX2	3	VBGE	R/W	0	Force VBG enable. 1=Enable
		2	VBGOUT	R/W	0	P1.1 VBG pin select. 1=Select P1.1 as VBG output
		1~0	IAPTE	R/W	11	MTP (or EEPROM) write time-out enable. 00: Disable 01: wait 1ms to trigger time-out flag, and escape the write fail state 10: wait 4ms to trigger time-out flag, and escape the write fail state 11: wait 8ms to trigger time-out flag, and escape the write fail state
	PWM4DTY	7~0	PWM4DTY	R/W	80h	PWM4 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK
	PWM5DTY		PWM5DTY		80h	PWM5 Duty, 0=0 PWMCLK, 80h=128 PWMCLK, FFh=255 PWMCLK
D6h	PWM5PRD		PWM5PRD		FFh	PWM5 Period, FFh=256 PWMCLK, 7Fh=128 PWMCLK
		7	PWM5OE	R/W	0	PWM5 output to P1.3
			PWM4BOE		0	PWM4 output to P3.6
			PWM4AOE		0	PWM4 output to P1.1
D7h	PWMOE	4	PWM3OE	R/W	0	PWM3 output to P1.0
		3	PWM2OE	R/W	0	PWM2 output to P3.4
		2	PWM1OE PWM0POE		0	PWM1 output to P3.5 PWM0P output to P3.7
			PWM0POE PWM0NOE		0	PWM0P output to P3.7 PWM0N output to P3.6
		7~6	FCKTYPE		00	Fast clock type select, can be changed only in Slow mode (SELFCK=0) 00: Fast clock is FRC 10: Fast clock is MRC 11: Fast clock is RFC, S/W must setup RFC circuitry before this setting.
DO		5	SELFCK	R/W	0	System clock select. This bit can be changed only when STPFSUB=0 or FCKTYPE=3. 0: Slow clock (SRC/SXT) 1: Fast clock (FRC/MRC/RFC)
D8h	CLKCON	4	SCKTYPE	R/W	0	Slow clock Type. This bit can be changed only in Fast mode (SELFCK=1). 0: SRC 1: SXT, P0.7 and P2.0 are crystal oscillator pins
		3	STPFSUB	R/W	0	FRC/MRC clock stop control. This bit can be changed only when SELFCK=0 or FCKTYPE=3. 0: FRC/MRC clock running 1: Stop FRC/MRC clock for power saving in Slow/Idle mode
		2	STPSCK	R/W	1	Set 1 to stop Slow clock after PD=1 (Halt / Stop mode entry control)
		-	SHOCK	10 11	*	Set 1 to step blow clock and 1 2-1 (faut / blop mode entry control)



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description			
		1~0	CLKPSC	R/W	11	System clock prescaler, max effective delay is 16 cycles. 00: System clock is Fast/Slow clock divided by 16 01: System clock is Fast/Slow clock divided by 4 10: System clock is Fast/Slow clock divided by 2 11: System clock is Fast/Slow clock divided by 1			
E0h	ACC	7~0	ACC	R/W	00h	Accumulator			
		7	MIEN	R/W	0	Master I <sup>2</sup> C enable control. 1=Enable			
		6	MIACKO	R/W	0	When Master I <sup>2</sup> C receive data, send acknowledge to I <sup>2</sup> C Bus 0: ACK to slave device 1: NACK to slave device			
		5	MIIF	R/W	0	Master I <sup>2</sup> C Interrupt flag 0: write 0 to clear it 1: Master I2C transfer one byte complete			
E1h	MICON	MIACKI	R	0	When Master I <sup>2</sup> C transfer, acknowledgement form I <sup>2</sup> C bus (read only) 0: ACK received 1: NACK received				
		3 MISTART R/W 0 Master I <sup>2</sup> C Start bit. 1=Start I <sup>2</sup> C bus transfer							
		2	MISTOP	R/W	1	Master I <sup>2</sup> C Stop bit. 1=Send STOP signal to stop I <sup>2</sup> C bus			
		1~0	MICR	R/W	00	Master I <sup>2</sup> C (MSCL) clock frequency selection 00: F <sub>SYSCLK</sub> /4 01: F <sub>SYSCLK</sub> /16 10: F <sub>SYSCLK</sub> /64 11: F <sub>SYSCLK</sub> /256			
E2h	MIDAT	7~0	MIDAT	W	_	Master $I^2C$ data shift register. After Start and before Stop condition, write this register will resume transmission to $I^2C$ bus			
				R	-	Master I <sup>2</sup> C data shift register. After Start and before Stop condition, read this register will resume receiving from I <sup>2</sup> C bus			
E8h	P4	7~0	P4	R/W	FFh	Port 4 data			
F0h	В	7~0	В	R/W	00h	B register			
F1h	CRCDL	7~0	CRCDL	R/W	FFh	16-bit CRC checksum data bit 7~0			
F2h	CRCDH	7~0	CRCDH	R/W	FFh	16-bit CRC checksum data bit 15~8			
F3h	CRCIN	7~0	CRCIN	W	_	CRC input data register			
F5h	CFGVBG	4~0	VBGTRIM	R/W	-	VBG adjustment.			
F7h	CFGFRC	6~0	FRCF	R/W	-	The nequency adjustment.			
		5	TKSOC	R/W	0	Rising edge of this bit will trigger a Touch Key conversion.			
		4	ADSOC	R/W	0	Rising edge of this bit will trigger an ADC conversion.			
F8h	F8h AUX1		CLRWDT	R/W	0	Set to 1 to clear Watch Dog Timer Set 1 to Clear Timer3 and force TM3SEC reload			
			CLRTM3	R/W	0				
		1	STPRFC	R/W	0	Set 1 to stop RFC clock oscillating			
		0	DPSEL	R/W	0	Active DPTR Select			

Adr	MTP	Bit#	Bit Name	Description			
3FFBh	CFGVBG	4~0	VBGTRIM	G adjustment.			
3FFDh	CFGFRC	6~0	FRCF	frequency adjustment.			
		7	PROT	MTP Code Protect, 1=Protect			
			6	XRSTE	Pin Reset enable, 1=enable.		
3FFFh	CFGWH	GWH 2	T		Power on reset level select.		
51111	crown		AGMOD	0: POR is 1.7V			
				1: POR is 1.1V			
		1	IAPHVS	MTP write time control. 1=Shorten write time			



# **INSTRUCTION SET**

Instructions are 1, 2 or 3 bytes long as listed in the 'byte' column below. Each instruction takes 1~8 System clock cycles to execute as listed in the 'cycle' column below.

	ARITHMETIC			
Mnemonic	Description	byte	cycle	opcode
ADD A,Rn	Add register to A	1	2	28-2F
ADD A,dir	Add direct byte to A	2	2	25
ADD A,@Ri	Add indirect memory to A	1	2	26-27
ADD A,#data	Add immediate to A	2	2	24
ADDC A,Rn	Add register to A with carry	1	2	38-3F
ADDC A,dir	Add direct byte to A with carry	2	2	35
ADDC A,@Ri	Add indirect memory to A with carry	1	2	36-37
ADDC A,#data	Add immediate to A with carry	2	2	34
SUBB A,Rn	Subtract register from A with borrow	1	2	98-9F
SUBB A,dir	Subtract direct byte from A with borrow	2	2	95
SUBB A,@Ri	Subtract indirect memory from A with borrow	1	2	96-97
SUBB A,#data	Subtract immediate from A with borrow	2	2	94
INC A	Increment A	1	2	04
INC Rn	Increment register	1	2	08-0F
INC dir	Increment direct byte	2	2	05
INC @Ri	Increment indirect memory	1	2	06-07
DEC A	Decrement A	1	2	14
DEC Rn	Decrement register	1	2	18-1F
DEC dir	Decrement direct byte	2	2	15
DEC @Ri	Decrement indirect memory	1	2	16-17
INC DPTR	Increment data pointer	1	4	A3
MUL AB	Multiply A by B	1	8	A4
DIV AB	Divide A by B	1	8	84
DA A	Decimal Adjust A	1	2	D4

	LOGICAL								
Mnemonic	Description	byte	cycle	opcode					
ANL A,Rn	AND register to A	1	2	58-5F					
ANL A,dir	AND direct byte to A	2	2	55					
ANL A,@Ri	AND indirect memory to A	1	2	56-57					
ANL A,#data	AND immediate to A	2	2	54					
ANL dir,A	AND A to direct byte	2	2	52					
ANL dir,#data	AND immediate to direct byte	3	4	53					
ORL A,Rn	OR register to A	1	2	48-4F					
ORL A,dir	OR direct byte to A	2	2	45					
ORL A,@Ri	OR indirect memory to A	1	2	46-47					
ORL A,#data	OR immediate to A	2	2	44					
ORL dir,A	OR A to direct byte	2	2	42					
ORL dir,#data	OR immediate to direct byte	3	4	43					
XRL A,Rn	Exclusive-OR register to A	1	2	68-6F					
XRL A,dir	Exclusive-OR direct byte to A	2	2	65					
XRL A, @Ri	Exclusive-OR indirect memory to A	1	2	66-67					
XRL A,#data	Exclusive-OR immediate to A	2	2	64					
XRL dir,A	Exclusive-OR A to direct byte	2	2	62					
XRL dir,#data	Exclusive-OR immediate to direct byte	3	4	63					
CLR A	Clear A	1	2	E4					
CPL A	Complement A	1	2	F4					
SWAP A	Swap Nibbles of A	1	2	C4					



LOGICAL								
Mnemonic	Description	byte	cycle	opcode				
RL A	Rotate A left	1	2	23				
RLC A	Rotate A left through carry	1	2	33				
RR A	Rotate A right	1	2	03				
RRC A	Rotate A right through carry	1	2	13				

	DATA TRANSFER								
Mnemonic	Description	byte	cycle	opcode					
MOV A,Rn	Move register to A	1	2	E8-EF					
MOV A,dir	Move direct byte to A	2	2	E5					
MOV A,@Ri	Move indirect memory to A	1	2	E6-E7					
MOV A,#data	Move immediate to A	2	2	74					
MOV Rn,A	Move A to register	1	2	F8-FF					
MOV Rn,dir	Move direct byte to register	2	4	A8-AF					
MOV Rn,#data	Move immediate to register	2	2	78-7F					
MOV dir,A	Move A to direct byte	2	2	F5					
MOV dir,Rn	Move register to direct byte	2	4	88-8F					
MOV dir,dir	Move direct byte to direct byte	3	4	85					
MOV dir,@Ri	Move indirect memory to direct byte	2	4	86-87					
MOV dir,#data	Move immediate to direct byte	3	4	75					
MOV @Ri,A	Move A to indirect memory	1	2	F6-F7					
MOV @Ri,dir	Move direct byte to indirect memory	2	4	A6-A7					
MOV @Ri,#data	Move immediate to indirect memory	2	2	76-77					
MOV DPTR,#data	Move immediate to data pointer	3	4	90					
MOVC A,@A+DPTR	Move code byte relative DPTR to A	1	8	93					
MOVC A,@A+PC	Move code byte relative PC to A	1	8	83					
MOVX A,@Ri	Move external data(A8) to A	1	8	E2-E3					
MOVX A,@DPTR	Move external data(A16) to A	1	8	E0					
MOVX @Ri,A	Move A to external data(A8)	1	8	F2-F3					
MOVX @DPTR,A	Move A to external data(A16)	1	8	F0					
PUSH dir	Push direct byte onto stack	2	4	C0					
POP dir	Pop direct byte from stack	2	4	D0					
XCH A,Rn	Exchange A and register	1	2	C8-CF					
XCH A,dir	Exchange A and direct byte	2	2	C5					
XCH A,@Ri	Exchange A and indirect memory	1	2	C6-C7					
XCHD A,@Ri	Exchange A and indirect memory nibble	1	2	D6-D7					

BOOLEAN								
Mnemonic	Description	byte	cycle	opcode				
CLR C	Clear carry	1	2	C3				
CLR bit	Clear direct bit	2	2	C2				
SETB C	Set carry	1	2	D3				
SETB bit	Set direct bit	2	2	D2				
CPL C	Complement carry	1	2	B3				
CPL bit	Complement direct bit	2	2	B2				
ANL C,bit	AND direct bit to carry	2	4	82				
ANL C,/bit	AND direct bit inverse to carry	2	4	B0				
ORL C,bit	OR direct bit to carry	2	4	72				
ORL C,/bit	OR direct bit inverse to carry	2	4	A0				
MOV C,bit	Move direct bit to carry	2	2	A2				
MOV bit,C	Move carry to direct bit	2	4	92				



BRANCHING								
Mnemonic	Description	byte	cycle	opcode				
ACALL addr 11	Absolute jump to subroutine	2	6	11-F1				
LCALL addr 16	Long jump to subroutine	3	6	12				
RET	Return from subroutine	1	6	22				
RETI	Return from interrupt	1	6	32				
AJMP addr 11	Absolute jump unconditional	2	6	01-E1				
LJMP addr 16	Long jump unconditional	3	6	02				
SJMP rel	Short jump (relative address)	2	6	80				
JC rel	Jump on carry=1	2	4 or 6	40				
JNC rel	Jump on carry=0	2	4 or 6	50				
JB bit,rel	Jump on direct bit=1	3	4 or 6	20				
JNB bit,rel	Jump on direct bit=0	3	4 or 6	30				
JBC bit,rel	Jump on direct bit=1 and clear	3	4 or 6	10				
JMP @A+DPTR	Jump indirect relative DPTR	1	6	73				
JZ rel	Jump on accumulator=0	2	4 or 6	60				
JNZ rel	Jump on accumulator≠0	2	4 or 6	70				
CJNE A,dir,rel	Compare A, direct, jump not equal relative	3	4 or 6	B5				
CJNE A,#data,rel	Compare A, immediate, jump not equal relative	3	4 or 6	B4				
CJNE Rn,#data,rel	Compare register, immediate, jump not equal relative	3	4 or 6	B8-BF				
CJNE @Ri,#data,rel	Compare indirect, immediate, jump not equal relative	3	4 or 6	B6-B7				
DJNZ Rn,rel	Decrement register, jump not zero relative	2	4 or 6	D8-DF				
DJNZ dir,rel	Decrement direct byte, jump not zero relative	3	4 or 6	D5				

MISCELLANEOUS						
Mnemonic	Description	byte	cycle	opcode		
NOP	No operation	1	2	00		

In the above table, an entry such as E8-EF indicates a continuous block of hex opcodes used for 8 different registers, the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as 11-F1 (for example), are used for absolute jumps and calls with the top 3 bits of the code being used to store the top three bits of the destination address.



# **ELECTRICAL CHARACTERISTICS**

# **Absolute Maximum Ratings**

Parameter	Rating	Unit
Supply voltage	$V_{SS} - 0.3 \sim V_{SS} + 5.5$	
Input voltage	$V_{SS}-0.3 \thicksim V_{BAT}+0.3$	v
Output voltage	$V_{SS}-0.3 \thicksim V_{BAT}+0.3$	v
Maximum Operating Voltage	5.5	
Output current high all pins	-80	
Output current low all pins	+320	mA
Operating temperature	-40 ~ 105	°C
Storage temperature	-65 ~ +150	C

# DC Characteristics (T<sub>A</sub>=25°C)

Parameter	Sym	Conditions	5	Min	Тур	Max	Unit
Input High Voltage	V <sub>IH</sub>	all Innut	V _2 5V	$0.6V_{BAT}$	_	_	v
Input Low Voltage	V <sub>IL</sub>	all Input	$V_{BAT}=3\sim 5V$	_	_	$0.2V_{BAT}$	v
			V <sub>BAT</sub> =1.5V	-	1.5	-	
I/O Port, all LED pins Source Current	I <sub>OH</sub>	$V_{OH}=0.9V_{BAT}$	V <sub>BAT</sub> =3V	-	7	-	
Source Current			V <sub>BAT</sub> =5V	-	18	_	
LO Dest LED SEC			V <sub>BAT</sub> =1.5V	-	5	-	
I/O Port, LED SEG Sink Current			V <sub>BAT</sub> =3V	-	23	_	mΛ
Shik Current			V <sub>BAT</sub> =5V	-	52	-	mA
LED COM	I <sub>OL</sub>	$V_{OL}=0.1V_{BAT}$	V <sub>BAT</sub> =3V	-	40	-	
Sink Current			V <sub>BAT</sub> =5V	-	80	_	
PWM1 Hi-Sink Current			V <sub>BAT</sub> =3V	-	230	_	
P w MT HI-Slink Current			V <sub>BAT</sub> =5V	-	450	_	
		Fast, FRC, 14.7MHz	V <sub>BAT</sub> =5V	_	7.2	_	mA
		Fast, MRC, 8MHz	$V_{DD}=5V$	-	4.5	_	
		Fast, FRC, 14.7MHz	V <sub>BAT</sub> =5V	_	4.0	_	
		Fast, MRC, 6MHz	$V_{DD}=3.1V$	-	2.5	_	
		Fast, MRC, 2.3MHz		-	400	-	-
Power Supply Current		Slow, SXT, 32KHz		-	38	_	
(PWRSAV=1,	I <sub>BAT</sub>	Slow, SRC, 35KHz	V <sub>BAT</sub> =3V V <sub>DD</sub> =1.5V	-	39	—	
PWRSAV2=1)		Halt 32KHz, LCD On	• <sub>DD</sub> -1.5 •	-	3.2	-	
		Halt 32KHz, LCD Off		-	1.3	_	uA
		Halt 32KHz, LCD On	V <sub>BAT</sub> =1.5V	-	4.8	-	
		Halt 32KHz, LCD Off	$V_{DD}=1.5V$	_	0.8	_	-
		Stop, V <sub>BAT</sub> =3V	V <sub>DD</sub> =3V	-	0.1	_	
		stop, $v_{BAT}$ - 5 v	V <sub>DD</sub> =1.5V	_	0.5	_	
Pull-Up Resistor	R <sub>PU</sub>	all I/O	V <sub>BAT</sub> =5V	_	38	_	KΩ
	крU		V <sub>BAT</sub> =3V	_	65	_	N27



### **Operation Voltage (VDD) (TA=25°C)**

System Clock	Sym	Conditions	Min	Тур	Max	Unit
FRC	V <sub>DD</sub>	FRC=14.7456MHz	2.2	_	5.5	V
MRC, SRC, SXT	V <sub>DD</sub>	_	1.4	-	5.5	v

### ADC, BandGap & POR Characteristics

Parameter	Conditions		Тур	Max	Unit	
Total Accuracy	$\mathbf{V} = -2\mathbf{V} \cdot \mathbf{V} = -0\mathbf{V}$	-	±2.5	±4	LSB	
Integral Non-Linearity	$V_{BAT}=3V, V_{SS}=0V$	-	±3.2	±5	LSD	
	Source impedance (Rs < 10K ohm)	-	-	2		
Max Input Clock (f <sub>ADC</sub> )	Source impedance (Rs < 20K ohm)	-		1	MHz	
Total Accuracy	Source impedance (Rs < 50K ohm)	-	-	0.5		
	Source is V <sub>BG</sub> (ADCHS=01100b)	-		2		
ADC Conversion time	$F_{ADC} = 1 MHz$	-	42	-	μs	
ADC Conversion current	V <sub>BAT</sub> =5V, ADCSRV=0				mA	
ADC Conversion current	V <sub>BAT</sub> =4V, ADCSRV=1		0.6		IIIA	
BandGap Voltage Reference $(V_{BG})$	-40°C ~105°C, V <sub>BAT</sub> =2V~5.5V	-2.0%	1.18	+2.0%		
ADC Vref (ADCSRV=1)	-40°C ~105°C, V <sub>BAT</sub> =3V~5.5V	-2.0%	2.395	+2.0%	V	
ADC Input Voltage	_	V <sub>SS</sub>	-	V <sub>BAT</sub>		
POP Voltage (V )	AGMOD=0, 25°C	1.6	1.75	2.0	v	
POR Voltage (V <sub>POR</sub> )	AGMOD=1, 25°C	1.0	1.1	1.35	v	

### Clock Timing (T<sub>A</sub>=25°C)

Parameter	Sym	Conditions	Min	Тур	Max	Unit	
FRC Clock Frequency	F <sub>FRC</sub>	V <sub>BAT</sub> =5V, 0°C~50°C	-1%	14.7456	-1%	MHz	
FRC Clock Flequency		V <sub>BAT</sub> =3V~5.5V, -40°C~105°C	-3%	14.7456	+1.5%		
	Б	V <sub>DD</sub> =3V	-	6	_	– MHz	
MRC Clock Frequency	F <sub>MRC</sub>	$V_{DD}=1.5V$	-	2.3	_		
SDC Clock Frequency	Б	V <sub>DD</sub> =3V	-	76	_	KHz	
SRC Clock Frequency	F <sub>SRC</sub>	V <sub>DD</sub> =1.5V	-	34	_	кпг	


### **EEPROM Characteristics**


Parameter	Conditions	Min	Тур	Max	Unit	
Weite Voltoge	−20°C ~ 105°C	3.0	5	5.5	V	
Write Voltage	−40°C ~ 105°C	3.5	5	5.5	v	
Write Endurance	$V_{DD} = 4.0V \sim 5.5V, -40^{\circ}C \sim 105^{\circ}C$	20K	-	-	avalas	
while Endurance	$V_{DD} = 4.0V \sim 5.5V, 0^{\circ}C \sim 105^{\circ}C$	50K	-	-	cycles	


Note: The value of above parameter is based on the characteristics of tested samples.




### **Characteristic Graphs**













DS-TM52F2384\_E













Note: Since LVR and LVD are derived from VBG, they have the same characteristic as VBG.









*Note:* The value of above curve is based on the characteristics of tested samples. It does not mean all chips have the same characteristic.




# **PACKAGE INFORMATION**

Please note that the package information provided is for reference only. Since this information is frequently updated, users can contact Sales to consult the latest package information and stocks.

### **Ordering Information**


Ordering number	Package
TM52F2384-MTP	Wafer / Dice blank chip
TM52F2384-COD	Wafer / Dice with code
TM52F2384-MTP-72	LQFP 48-pin ( 7x7mm )
TM52F2384-MTP-73	LQFP 64-pin (7x7 mm)





# Package Information

LQFP-48 ( 7×7mm ) Package Dimension




A2	1.35	1.40	1.45	0.053	0.055	0.057
В	0.17	0.22	0.27	0.007	0.009	0.011
С	0.09	0.15	0.20	0.004	0.006	0.008
D		9.00 BSC			0.354 BSC	
D1		7.00 BSC			0.276 BSC	
E		9.00 BSC			0.354 BSC	
E1		7.00 BSC			0.276 BSC	
e		0.50 BSC			0.020 BSC	
L	0.45	0.60	0.75	0.018	0.024	0.030
θ	0°	3.5°	$7^{\circ}$	0°	3.5°	7°
JEDEC			MS-026	6 (BBC)		

\* NOTES : DIMENSION " DI " AND " EI " DO NOT INCLUDE MOLD

PROTRUSIONS. ALLOWABLE PROTRUSIONS IS 0.25 mm PER SIDE. "D1" AND "E1" ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMACH.



### LQFP-64 (7×7mm) Package Dimension



SYMBOL	DI	MENSION IN M	IM	DIMENSION IN INCH			
	MIN	NOM	MAX	MIN	NOM	MAX	
А	-	-	1.60	-	-	0.063	
A1	0.05	-	0.15	0.002	-	0.006	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
В	0.13	0.18	0.23	0.005	0.007	0.009	
С	0.09	-	0.20	0.004	-	0.008	
D	9.00 BASIC			0.354 BASIC			
D1		7.00 BASIC			0.276 BASIC		
Е	9.00 BASIC			0.354 BASIC			
E1	7.00 BASIC 0.276 BASIC						
e	0.40 BASIC			0.016 BASIC			
L	0.45	0.60	0.75	0.018	0.024	0.030	
θ	0°	3.5°	7°	0°	3.5°	7°	
JEDEC	MS-026 (BBD)						

\* NOTES : DIMENSION \* DI \* AND \* EI \* DO NOT INCLUDE MOLD

PROTRUSIONS. ALLOWABLE PROTRUSIONS IS 0.25mm PER SIDE. "D1" AND "E1" ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS

INCLUDING MOLD MISMACH.



### QFN-48 ( 6×6mm ) Package Dimension

