

# TM52eF1374G/75G

## DATA SHEET

## Rev 0.90

## (Please read the precautions on the second page before use)

**tenx** reserves the right to change or discontinue the manual and online documentation to this product herein to improve reliability, function or design without further notice. **tenx** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. **tenx** products are not designed, intended, or authorized for use in life support appliances, devices, or systems. If Buyer purchases or uses **tenx** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **tenx** and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that **tenx** was negligent regarding the design or manufacture of the part.



## PRECAUTIONS

1. Before entering Stop/Halt mode (PDOWN), it must be set to slow clock mode (SELFCK = 0).



## **AMENDMENT HISTORY**

Version	Date	Description
V0.90	Jan, 2023	New release.



## CONTENTS

PRE	CAUTIONS	2
AME	ENDMENT HISTORY	3
TM5	2 eF13xx FAMILY	7
GEN	IERAL DESCRIPTION	8
BLO	CK DIAGRAM	8
	TURES	
	ASSIGNMENT	
	DESCRIPTION	
	SUMMERY	
FUN	CTIONAL DESCRIPTION	16
1.	CPU Core	16
	1.1 Accumulator (ACC)	16
	1.2 B Register (B)	
	1.3 Stack Pointer (SP)	
	1.4 Dual Data Pointer (DPTRs)	
-	1.5 Program Status Word (PSW)	
2.	5	
	2.1 Program Memory	
	2.1.1 Program Memory Functional Partition	
	2.1.2 Flash ICP Mode	
	<ul> <li>2.1.3 Flash IAP Mode (EEPROM like)</li> <li>2.1.4 IAP Mode Access Routines</li> </ul>	
	2.1.4 TAP Mode Access Routines 2.2 Data Memory	
	2.2 Data Memory	
	2.2.1 IIOAM 2.2.2 XRAM	
	2.2.3 SFRs	
3.	LVR and LVD setting	26
	Reset	
	4.1 Power on Reset	
	4.2 External Pin Reset	
	4.3 Software Command Reset	
	4.4 Watchdog Timer Reset	
	4.5 Low Voltage Reset	
5.	Clock Circuitry & Operation Mode	30
	5.1 System Clock	30
	5.2 Operation Modes	
6.	Interrupt & Wake-up	34



	<ul><li>6.1 Interrupt Enable and Priority Control</li><li>6.2 Suggestions on interrupting subroutines</li></ul>	
	6.3 Pin Interrupt and LVD interrupt	
	6.4 Idle mode Wake up and Interrupt	
_	6.5 Stop/Halt mode Wake up and Interrupt	
7.	I/O Ports	
	<ul><li>7.1 Port1 &amp; Port2 &amp; Port 3</li><li>7.2 Port0</li></ul>	
0		
ð.	Timers	
	<ul> <li>8.1 Timer0 / Timer1</li> <li>8.2 Timer2</li> </ul>	
	8.3 Timer3	
	8.4 TOO and T2O Output Control	60
9.	UARTs	61
10.	PWMs	64
	10.1 16-bit PWM	64
11.	ADC	69
	11.1 ADC Channels	70
	11.2 ADC Conversion Time	70
12.	Touch Key (FTK)	73
	S/W Controller LCD Driver	
14.	LED Controller/Driver	85
	14.1 LED Bi-Direction (BiD) Mode	
	14.2 LED Dot Matrix (DMX) Mode	
	Serial Peripheral Interface (SPI)	
	Cyclic Redundancy Check (CRC)	
	Multiplier and divider	
18.	Master I <sup>2</sup> C Interface	00
19.	Slave I <sup>2</sup> C Interface	03
20.	In Circuit Emulation (ICE) Mode	06
SFR a	& CFGW MAP1	07
SFR	& CFGW DESCRIPTION1	.09
INST	RUCTION SET1	25
ELE	CTRICAL CHARACTERISTICS1	28
1.	Absolute Maximum Ratings1	28
2.	DC Characteristics	29
3.	Clock Timing1	31
4.	Reset Timing Characteristics	31



Pacl	kage and Dice Information	135
6.	Characteristic Graphs	132
5.	ADC Electrical Characteristics	131



## TM52 F13xx FAMILY

#### **Common Feature**

CPU	MTP/Flash Program memory	RAM bytes	Dual Clock	Operation Mode	Timer0 Timer1 Timer2	UART	Real-time Timer3	LVD	LVR
Fast 8051 (2T)	4K~32K with IAP, ISP, ICP	256 ~ 1024	SXT SRC FXT FRC	Fast Slow Idle Stop Halt	8051 St	andard	15-bit	8 level	8 level

Note: IAP, ISP only for Flash type program memory

#### **Family Members Features**

P/N	Program Memory	RAM Bytes	IO Pin	PWM	SAR ADC	Touch Key	LCD	LED	Interface
TM52-eF1716 TM52-eF1732	Flash 16KB 32KB	1280	30	16-bit x3 8-bit x3	12-bit 16-ch	20-ch	8com	BiD 4Cx6S	SPI UARTx2 I <sup>2</sup> C
TM52-eF1374G TM52-eF1375G	ЛИКК	1280	26	16-bit x3	12-bit 16-ch	20-ch	8com	BiD 4Cx6S DMX 8x8	SPI UARTx2 I <sup>2</sup> C

	Operation			Operation	Max. System Clock (Hz)					
P/N	Voltage	Fast FRC	Slow SRC	Idle SRC	Stop	Halt	SXT	SRC	FXT	FRC
TM52-eF1716 TM52-eF1732	2.5~5.5V	3.5mA	0.18mA	0.15 mA	7uA@5V 1.4uA@3V	11uA@5V 4uA@3V	32K	80K	16M	14.7456M
TM52-eF1374G TM52-eF1375G	2.2~5.5V	4mA	0.22mA	0.2mA	10uA@5V 4uA@3V	13uA@5V 6uA@3V	32K	80K	18M	18.432M





## **GENERAL DESCRIPTION**

TM52<sub>series</sub> eF1374G/75G are versions of a new, fast 8051 architecture for an 8-bit microcontroller single chip with an instruction set fully compatible with industry standard 8051, and retains most 8051 peripheral's functional block. Typically, the TM52 executes instructions six times faster than the standard 8051 architecture.

The **TM52-eF1374G/75G** provides improved performance, lower cost and fast time-to-market by integrating features on the chip, including 32K Bytes Flash program memory, 1280 Bytes SRAM, Low Voltage Reset (LVR), Low Voltage Detector (LVD), dual clock power saving operation mode, 8051 standard UART and Timer0/1/2, real time clock Timer3, LCD/LED driver, 3 set 16-bit PWMs, 16 channels 12-bit A/D Convertor, 20 channels Touch Key, I<sup>2</sup>C/SPI interface and Watch Dog Timer. It's a high reliability and low power consumption feature can be widely applied in consumer and home appliance products.

## **BLOCK DIAGRAM**





## **FEATURES**

#### 1. Standard 8051 Instruction set, fast machine cycle

• Executes instructions six times faster than the standard 8051.

#### 2. Flash Program Memory

- 32K Bytes (TM52eF1375G)
- 20K Bytes (TM52eF1374G)
- Support IAP "In Application Programming" (EEPROM like)
- Code Protection Capability
- 100K erase times at least
- 10 years data retention at least

#### 3. Total 1280 Bytes SRAM (IRAM + XRAM)

- 256 Bytes IRAM in the 8051 internal data memory area
- 1024 Bytes XRAM in the 8051 external data memory area (accessed by MOVX Instruction)

#### 4. Four System Clock type selections

- Fast clock from 1~18MHz Crystal (FXT)
- Fast clock from Internal RC (FRC, 18.432 MHz)
- Slow clock from 32768Hz Crystal (SXT)
- Slow clock from Internal RC (SRC,80 KHz)
- System Clock can be divided by 1/2/4/16 option

#### 5. 8051 Standard Timer – Timer0/1/2

- 16-bit Timer0, also supports T0O clock output for Buzzer application
- 16-bit Timer1
- 16-bit Timer2, also supports T2O clock output for Buzzer application

#### 6. 15-bit Timer3

- Clock source is Slow clock
- Interrupt period can be clock divided by 32768/16384/8192/128 option
- 7. UARTs
  - UART1, 8051 standard UART
  - UART2, the second UART, supports only mode1 and mode3



8. Three independent 16 bits PWMs with period-adjustment

#### 9. SPI Interface

- Master or Slave mode selectable
- Programmable transmit bit rate
- Serial clock phase and polarity options
- MSB-first or LSB-first selectable
- **10. I**<sup>2</sup>**C interface** (Master / Slave)
- 11. 20-Channel Touch Key (FTK)

#### 12. 12-bit ADC with 13 channels External Pin Input and 2 channels Internal Reference Voltage

- Internal Reference Voltage:
  - VBG 1.27V @V<sub>CC</sub>=5V~3V, 25°C
- Internal Reference Voltage: 1/4V<sub>CC</sub>

#### 13. LCD Driver

- 1/8 duty
- Software controlled COM0~7
- 1/2 LCD Bias

#### **14. LED Controller/Driver**

- Bidirection matrix mode (BiD) : 4Cx6S, 10 pins up to 48 dots
- Dot matrix mode: 8\*8, 9 pins up to 64 dots

#### 15. 14 Sources, 4-level priority Interrupt

- Timer0/Timer1/Timer2/Timer3 Interrupt
- INT0~INT1 pin low level or falling edge Interrupt
- INT2~INT9 pin Falling-Edge Interrupt
- Port1 Pin Change Interrupt
- UART1/UART2 TX/RX Interrupt
- ADC/Touch Key Interrupt
- SPI Interrupt
- I<sup>2</sup>C interrupt
- PWM0/PWM1/PWM2 interrupt



#### 16. Pin Interrupt can Wake up CPU from Power-Down (Stop/Halt) mode

- INT0~INT9 Interrupt & Wake-up
- Each Port1 pin can be defined as Interrupt & Wake-up pin (by pin change)

*Note:* Chip cannot enter Stop/Halt Mode if INTn pin is low and wakeup is enabled. (INTn=0 and EXn=1, n=0~9)

#### 17. Max. 26 Programmable I/O pins

- CMOS Output
- Pseudo-Open-Drain, or Open-Drain Output
- Schmitt Trigger Input
- Pin Pull-up can be Enabled or Disabled
- All pin with High sink ( $60mA@V_{CC}=5V$ ,  $V_{OL}=0.1V_{CC}$ )

#### 18. Independent RC Oscillating Watch Dog Timer

• 400ms/200ms/100ms/50ms selectable WDT timeout options

#### 19. Five types Reset

- Power on Reset
- Selectable External Pin Reset
- Selectable Watch Dog Reset
- Software Command Reset
- Selectable Low Voltage Reset

#### 20. 8-level Low Voltage Detect

• 2.3V/2.54V/2.78V/3.04V/3.28V/3.54V/3.8V/4.04V

#### 21. 8-level Low Voltage Reset

• 2.3V/2.54V/2.78V/3.04V/3.28V/3.54V/3.8V/4.04V

#### 22. Five Power Operation Modes

• Fast/Slow/Idle/Halt /Stop mode



#### 23. Integrated 16-bit Cyclic Redundancy Check function

#### 24. Multiplication and division

- 8 bit Multiplier & Divider (standard 8051)
- 16 bits Multiplier & Divider
- 32 bits ÷ 16 bits hardware Divider

#### 25. On-chip Debug/ICE interface

- Use P3.0/P3.1 pin or P0.0/P0.1 pin
- Share with ICP programming pin

#### 26. Writer interface

• Use P3.0/P3.1

#### **27. Operating Voltage and Current**

- $V_{CC} = 2.3V \sim 5.5V @F_{SYSCLK} = 18.432MHz$
- $I_{CC} = 7\mu A$  @Stop mode,  $V_{CC} = 5V$
- $I_{CC} = 1.4 \mu A$  @Stop mode,  $V_{CC} = 3V$
- $I_{CC} = 150 \mu A$  @Idle mode,  $V_{CC} = 5V$

#### 28. Operating Temperature Range


•  $-40^{\circ}\text{C} \sim +85^{\circ}\text{C}$ 

#### 29. Package Types

- 28-pin SOP28 (300 mil)
- 20-pin SOP28 (300 mil)



## PIN ASSIGNMENT





## PIN DESCRIPTION

Name	In/Out	Pin Description
Inallie	III/Out	Bit-programmable I/O port for Schmitt-trigger input or CMOS push-pull output.
P0.0~P0.7	I/O	Pull-up resistors are assignable by software.
P1.0~P1.7	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or "open-drain" output. Pull-up resistors are assignable by software. These pin's level change can interrupt/wake up CPU from Idle/Stop/Halt mode.
P2.0~P2.1	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or "open-drain" output. Pull-up resistors are assignable by software.
P3.0~P3.2	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or " <b>pseudo open drain</b> " output. Pull-up resistors are assignable by software.
P3.3~P3.7	I/O	Bit-programmable I/O port for Schmitt-trigger input, CMOS push-pull output or "open-drain" output. Pull-up resistors are assignable by software.
INT0, INT1	Ι	External low level or falling edge Interrupt input, Idle/Halt/Stop mode wake up input.
INT2~9	Ι	External falling edge Interrupt input, Idle/Halt /Stop mode wake up input.
RXD	I/O	UART1 Mode0 transmit & receive data, Mode1/2/3 receive data
RXD2	I/O	UART2 Mode1/3 receive data
TXD	I/O	UART1 Mode0 transmit clock, Mode1/2/3 transmit data. In One Wire UART mode, this pin transmits and receives serial data.
TXD2	I/O	UART2 Mode1/3 transmit data.
T0, T1, T2	Ι	Timer0, Timer1, Timer2 event count pin input.
T2EX	Ι	Timer2 external trigger input.
TOO	0	Timer0 overflow divided by 64 output
T2O	0	Timer2 overflow divided by 2 output
СКО	0	System Clock divided by 2 output
VBGO	0	Bandgap voltage output
PWM0~PWM2	0	16 bit PWM output
AD0~AD9 AD12~AD14	Ι	ADC input
TK00~TK19	Ι	Touch Key input
CLD	Ι	Touch Key charge collection capacitor connection pin
LCDC0~LCDC7	0	LCD 1/2 bias output
LEDC0~LEDC3	0	LED BiD matrix mode common output
LEDS0~LEDS5	0	LED BiD matrix mode segment output
LED0~LED8	0	LED Dot matrix mode output
MISO	I/O	SPI data input for master mode, data output for slave mode
MOSI	I/O	SPI data output for master mode, data input for slave mode
SS	Ι	SPI active low slave select input for slave mode
SCK	I/O	SPI clock output for master or clock input for slave mode
SCL	I/O	I <sup>2</sup> C SCL
SDA	I/O	I <sup>2</sup> C SDA
RSTn	Ι	External active low reset input, Pull-up resistor is fixed enable.
XI, XO	_	Crystal/Resonator oscillator connection for System clock (FXT or SXT)
VCC, VSS	Р	Power input pin and ground



## PIN SUMMERY

Pin #				]	npu	t	C	Outp	ut			Al	tern	ativ	e Fu	incti	on			MISC
SOP-28	Pin Name	Type	Initial State	Pull-up Control	Wake up	Ext. Interrupt	CMOS P.P.	P.O.D.	0.D.	LCD	LED BiD matrix	LED Dot matrix	ADC	Touch Key	UART	MWH	Timer	IdS	I <sup>2</sup> C	
1	P0.0	I/O	Hi-Z	۲			•			•	٠	•								
2	P0.1	I/O	Hi-Z	۲			٠			٠	٠	•								
3	P0.2	I/O	Hi-Z	۲			•			•	•	•								
4	P0.3	I/O	Hi-Z	۲			٠			•	٠	٠								CLD
5	P2.0	I/O	Hi-Z	0			•		•	•	•	•								Crystal
6	P2.1	I/O	Hi-Z	0			•		٠	•	٠	٠								Crystal
7	P3.7	I/O	PU	0	•	•	•		٠		٠	٠		•						Reset
8	P3.4	I/O	Hi-Z	0	•	٠	٠		٠		٠	٠		•			•	٠	٠	
9	P3.5	I/O	Hi-Z	0	•	•	٠		•		٠	•		•			•	٠	•	
10	P3.6	I/O	Hi-Z	0	٠	•	•		٠		٠			٠	٠			٠		
11	P1.7	I/O	Hi-Z	0	•		•		٠					٠	•			٠		
12	P1.6	I/O	Hi-Z	0	٠		٠		٠					٠		٠				
13	P1.5	I/O	Hi-Z	0	•		•		٠				•	•						
14	P1.4	I/O	Hi-Z	0	٠		٠		٠				٠	٠						СКО
15	P1.3	I/O	Hi-Z	0	•		•		٠				•	•		•				
16	P1.2	I/O	Hi-Z	0	•		•		٠				•	•		•				
17	P1.1	I/O	Hi-Z	0	٠	•	٠		٠				٠	٠			٠			
18	P1.0	I/O	Hi-Z	0	•	•	•		•				•	•			•			T2O
19	P3.0	I/O	Hi-Z	0	٠	•	•	•					٠	٠	•				٠	
20	P3.1	I/O	Hi-Z	0	•	•	•	٠					•	•	٠				٠	
21	P3.2	I/O	Hi-Z	0	٠	•	•	•					•	•						VBGO
22	P3.3	I/O	Hi-Z	0	٠	•	٠		٠				٠	•						
23	P0.7	I/O	Hi-Z	۲			•			•			•	•						
24	P0.6	I/O	Hi-Z	۲			٠			•			•	•						
25	P0.5	I/O	Hi-Z	۲			•			٠			٠	•						
26	P0.4	I/O	Hi-Z	۲			٠			•				•						
27	VSS	Р																		
28	VCC	Р																		

Symbol:

P.P.: Push-Pull O.D: Open Drain P.O.D: Pseudo Open Drain PU: Pull up PS:

1. • Port1, Port2, Port3 these pins control Pull up resistor by operation modes

2. • Port0, control Pull up resistor while PxOE.n=0 and Px.n=1



### FUNCTIONAL DESCRIPTION

#### 1. CPU Core

In the 8051 architecture, the C programming language is used as a development platform. The TM52 device features a fast 8051 core in a highly integrated microcontroller, allowing designers to be able to achieve improved performance compared to a classic 8051 device. TM52 series microcontrollers provide a complete binary code with standard 8051 instruction set compatibility, ensuring an easy migration path to accelerate the development speed of system products. The CPU core includes an ALU, a program status word (PSW), an accumulator (ACC), a B register, a stack point (SP), DPTRs, a program counter, an instruction decoder, and core special function registers (SFRs).

#### **1.1 Accumulator (ACC)**

This register provides one of the operands for most ALU operations. Accumulators are generally referred to as A or Acc and sometimes referred to as Register A. In this document, the accumulator is represented as "A" or "ACC" including the instruction table. The accumulator, as its name suggests, is used as a general register to accumulate the intermediate results of a large number of instructions. The accumulator is the most important and frequently used register to complete arithmetic and logical operations. It holds the intermediate results of most arithmetic and logic operations and assists in data transportation.

SFR E0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ACC	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

E0h.7~0 ACC: Accumulator

#### 1.2 B Register (B)

The "B" register is very similar to the ACC and may hold a 1 Byte value. This register provides the second operand for multiply or divide instructions. Otherwise, it may be used as a scratch pad register. The B register is only used by two 8051 instructions, MUL and DIV. When A is to be multiplied or divided by another number, the other number is stored in B. For MUL and DIV instructions, it is necessary that the two operands are in A and B.

#### ex: DIV AB

When this instruction is executed, data inside A and B are divided, and the answer is stored in A.

SFR F0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
В	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F0h.7~0 **B:** B register



#### **1.3 Stack Pointer (SP)**

The SP register contains the Stack Pointer. The Stack Pointer is used to load the program counter into memory during LCALL and ACALL instructions and is used to retrieve the program counter from memory in RET and RETI instructions. The stack may also be saved or loaded using PUSH and POP instructions, which also increment and decrement the Stack Pointer.

SFR 81h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0							
SP		SP													
R/W		R/W													
Reset	0	0	0	0	0	1	1	1							

81h.7~0 **SP:** Stack Point

#### **1.4 Dual Data Pointer (DPTRs)**

TM52 device has two DPTRs, which share the same SFR address. Each DPTR is 16 bits in size and consists of two registers: the DPTR high byte (DPH) and the DPTR low byte (DPL). The DPTR is used for 16-bit-address external memory accesses, for offset code byte fetches, and for offset program jumps. Setting the DPSEL control bit allows the program code to switch between the two physical DPTRs.

SFR <b>82h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DPL	DPL							
R/W				R/	W			
Reset	0 0 0 0 0 0 0 0							0

82h.7~0 **DPL:** Data Point low byte

SFR <b>83h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DPH		DPH						
R/W		R/W						
Reset	0	0	0	0	0	0	0	0

83h.7~0 **DPH:** Data Point high byte

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	LVRPD	T2SEL	T1SEL	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F8h.0 **DPSEL:** Active DPTR Select



#### **1.5 Program Status Word (PSW)**

This register contains status information resulting from CPU and ALU operations. The instructions that affect the PSW are listed below.

Instruction		Flag	
Instruction	С	OV	AC
ADD	Х	Х	Х
ADDC	Х	Х	X
SUBB	Х	Х	Х
MUL	0	Х	
DIV	0	Х	
DA	Х		
RRC	Х		
RLC	Х		
SETB C	1		

Instruction		Flag	
instruction	С	OV	AC
CLR C	0		
CPL C	Х		
ANL C, bit	Х		
ANL C, /bit	Х		
ORL C, bit	Х		
ORL C, /bit	Х		
MOV C, bit	Х		
CJNE	Х		

A "0" means the flag is always cleared, a "1" means the flag is always set and an "X" means that the state of the flag depends on the result of the operation.

SFR D0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PSW	CY	AC	F0	RS1	RS0	OV	F1	Р
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

D0h.7 **CY:** ALU carry flag

D0h.6 AC: ALU auxiliary carry flag

D0h.5 **F0:** General purpose user-definable flag

D0h.4~3 **RS1, RS0:** The contents of (RS1, RS0) enable the working register banks as:

00: Bank 0 (00h~07h)

01: Bank 1 (08h~0Fh)

10: Bank 2 (10h~17h)

11: Bank 3 (18h~1Fh)

- D0h.2 **OV:** ALU overflow flag
- D0h.1 **F1:** General purpose user-definable flag
- D0h.0 **P:** Parity flag. Set/cleared by hardware each instruction cycle to indicate odd/even number of "one" bits in the accumulator.

			PS	W				]									
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	]									
CY	AC	FO	RS1	RS0	OV	F1	Р										
					$\overline{)}$												_
											Reg	gister	r Baı	ık 3			1Fh
		-	01	D				18h	R0	R1	R2	R3	<b>R</b> 4	R5	R6	R7	
			RS1	R		Ban					Re	gister	r Baı	ık 2			1.71
			1	1		3		10h	R0	R1	R2	R3	<b>R</b> 4	R5	R6	R7	17h
			1	(	)	2		$\frown$			Re	gister	r Baı	ık 1			1
			0	1		1		08h	R0	R1	R2	R3	R4	R5	R6	R7	0Fh
			0	0	)	0					Res	gister	r Baı	ık 0			
									R0	R1	R2	R3	R4	R5	R6	R7	07h
								00h				10		10		1.1.7	J




#### 2. Memory

#### 2.1 Program Memory

The Chip has a 32K Bytes Flash program memory for **TM52eF1374G/75G** which can support In Application Programming (IAP) function modes. The Flash write endurance is at least 100K cycles. The program memory address continuous space (0000h~7FFFh) is partitioned to several sectors for device operation.

#### 2.1.1 Program Memory Functional Partition

The last bytes (7FFFh) of program memory is defined as chip Configuration Word (CFGW), which is loaded into the device control registers upon power on reset (POR). The 0000h~007Fh is occupied by Reset/Interrupt vectors as standard 8051 definition. For **TM52eF1374G/75G**, the address space 7A00h~7DFFh is defined as the IAP area. In the in-circuit emulation (ICE) mode, user also needs to reserve the address space 6C00h~6FFFh for ICE System communication.CRC16H/L is the reserved area of the checksum. Tenx can provide a CRC verification subroutine. The user can calculate the checksum by the CRC verification subroutine to compare with CRC16H/L and check the validity of the ROM code.





#### 2.1.2 Flash ICP Mode

The Flash memory can be programmed by the tenx proprietary writer (**TWR writer**), which needs at least four wires (VCC, VSS, P3.0 and P3.1) to connect to this chip. If user wants to program the Flash memory on the target circuit board (In Circuit Program, ICP), these pins must be reserved sufficient freedom to be connected to the Writer.

Writer wire number	Pin connection
4-Wire	VCC, VSS, P3.0, P3.1

#### 2.1.3 Flash IAP Mode (EEPROM like)

The **eF1374G/75G** has "In Application Program" (IAP) capability, which allows software to read/write data from/to the Flash memory during CPU run time.

There are two pages (7A00h~7BFFh and 7C00h~7DFF) can be IAP write and erase. When using IAP to write, you need to erase first and then write bytes. After erasing, each address can only be written once

IAP erase operation will erase 512 bytes at a time from 7A00h~7BFFh or 7C00h~7DFF. When writing any value in address 7B2Dh, 512 bytes of 7A00h~7BFFh can be erased. Similarly, when writing any value in address 7D69h, 512 bytes of 7C00h~7DFFh can be erased.

Before IAP writing or erasing, there are two SFR, IAPWE and SWCMD, should be set as flowing table. After IAP writing or erasing, IAPWE and SWCMD should be cleared immediately.

Through the "MOVX @DPTR, A" instruction, IAP can be written and erased simply and IAP reading can be done easily by "MOVC" instruction.

SFR Setting	IAP Write	IAP page Erase (Erase 512 bytes)	IAP Disable
Address 7A00h ~ 7BFFh	SWCMD = 65h $IAPWE = 4Ah$	SWCMD = 65h $IAPWE = BAh$	SWCMD = 0h $IAPWE = 0h$
Address 7C00h ~ 7DFFh	SWCMD = 65h $IAPWE = 4Ch$	SWCMD = 65h $IAPWE = BCh$	SWCMD = 0h $IAPWE = 0h$

Address	Byte Write	Page Erase
0000h ~ 79FFh	Ν	Ν
7A00h ~ 7BFFh	Y Byte write	Y Page Erase
7C00h ~ 7DFFh	Y Byte write	Y Page Erase
7E00h ~ 7FFFh	N	Ν



#### 2.1.4 IAP Mode Access Routines

**Flash IAP Write** is simply achieved by a "MOVX @DPTR, A" instruction while the DPTR contains the target Flash address from 7A00h to 7DFEh, and the ACC contains the data being written. The eF1374G/75G accepts IAP write commands only when IAPWE and SWCMD are set to appropriate values. Flash IAP writing one byte requires approximately 20 us and erasing one page requires approximately 2ms. While IAP writing or erasing the CPU stays in a waiting state, but all peripheral modules (Timers, LED, and others) continue running during the writing/erase time. The software must handle the pending interrupts after an IAP write. The **eF1374G/75G** has a build-in IAP Time-out function for escaping write fail state. Flash IAP writing needs higher  $V_{CC}$  voltage,  $V_{CC}$ >2.5V.

Before IAP Write, the user should disable the LVR first.

How to erase page 7A00h~7BFFh

- (1) Set the DPTR to 7B2Dh
- (2) Set the SWCMD to 65h
- (3) Set the IAPWE to BAh
- (4) MOVX @DPTR, A (write any data to 7B2Dh to erase 7A00h~7BFFh)

; IAP example code

; need 2.5	$V < V_{CC} < 5.5V$	
SETB	LVRPD	; Disable LVR
MOV	DPTR, #7B2Dh	; DPTR=7B2Dh=target IAP address
MOV	SWCMD, #65h	; IAP write enable
MOV	IAPWE, #BAh	; IAP 7A00h~7BFFh erase enable
MOVX	@DPTR, A	; write any data to 7B2Dh to erase 7A00h~7BFFh
		; 7A00h~7BFFh convert to '1' after IAP erase
		; 2ms H/W writing time, CPU wait
MOV	IAPWE, #00h	; IAP write disable, immediately after IAP write
CLR	LVRPD	; Enable LVR

How to erase page 7C00h~7DFFh

- (1) Set the DPTR to 7D69h
- (2) Set the SWCMD to 65h
- (3) Set the IAPWE to BCh
- (4) MOVX @DPTR, A (write any data to 7D69h to erase 7C00h~7DFFh)

; IAP example code

; need 2.5	$5V < V_{CC} < 5.5V$	
SETB	LVRPD	; Disable LVR
MOV	DPTR, #7D69h	; DPTR=7D69h=target IAP address
MOV	SWCMD, #65h	; IAP write enable
MOV	IAPWE, #0BCh	; IAP 7C00h~7DFFh erase enable
MOVX	@DPTR, A	; write any data to 7D69h to erase 7C00h~7DFFh
		; 7C00h~7DFFh convert to '1' after IAP erase
		; 2ms H/W writing time, CPU wait
MOV	IAPWE, #00h	; IAP write disable, immediately after IAP write
CLR	LVRPD	; Enable LVR



How to write a byte from 7A00h to 7BFFh

- (1) Set the DPTR to 7A00h
- (2) Set the SWCMD to 65h
- (3) Set the IAPWE to 4Ah
- (4) MOVX @DPTR, A (write data to 7A00h)

; IAP example code ; need  $2.5V < V_{CC} < 5.5V$ SETB LVRPD ; Disable LVR ; DPTR=7A00h=target IAP address MOV DPTR, #7A00h MOV A, #5Ah ; A=5Ah=target IAP write data MOV SWCMD, #65h ; IAP write enable MOV IAPWE, #4Ah ; IAP write range 7A00h~7BFFh enable MOVX ; Flash[7A00h] =5Ah, after IAP write @DPTR, A ; 20us H/W writing time, CPU wait MOV IAPWE, #00h ; IAP write disable, immediately after IAP write CLR А ; A=0 MOVC A, @A+DPTR ; A=5Ah CLR LVRPD ; Enable LVR

#### How to write a byte from 7C00h to 7DFFh

- (1) Set the DPTR to 7C00h
- (2) Set the SWCMD to 65h
- (3) Set the IAPWE to 4Ch
- (4) MOVX @DPTR, A (write data to 7C00h)
- ; IAP example code

; need 2.5	$V < V_{CC} < 5.5V$	
SETB	LVRPD	; Disable LVR
MOV	DPTR, #7C00h	; DPTR=7C00h=target IAP address
MOV	A, #5Ah	; A=5Ah=target IAP write data
MOV	SWCMD, #65h	; IAP write enable
MOV	IAPWE, #4Ch	; IAP write range 7C00h~7DFFh enable
MOVX	@DPTR, A	; Flash[7C00h] =5Ah, after IAP write
		; 20us H/W writing time, CPU wait
MOV	IAPWE, #00h	; IAP write disable, immediately after IAP write
CLR	А	; A=0
MOVC	A, @A+DPTR	; A=5Ah
CLR	LVRPD	; Enable LVR



Flash <b>7FFFh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGWH	PROTN	XRSTEN		LVR		_	MVCLOCKN	FRCPSC

7FFFh.1 MVCLOCKN: If 0, the MOVC & MOVX cannot access address from 0000h to 01FFh.

SFR <b>97h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SWCMD				IAPEN/	SWRST			
SWCMD			-	_			WDTO	IAPEN
R/W			V	V			R	R
Reset			-	-			0	0

97h.7~0 IAPEN (W):

Write 65h to enable IAP write/erase;

Write other value to disable IAP write/erase. It is recommended to clear it immediately after IAP access.

97h.0 IAPEN (R): Flag indicates Flash memory sectors can be accessed by IAP or not.

SFR C9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TADWE				IAP	WE					
IAPWE	IAPWE	IAPTO		_						
R/W	R	R		W						
Reset	0	0	_							

#### C9h.7~0 IAPWE (W):

Write 4Ah to enable IAP one byte write to ROM[7A00~7BFF] Write 4Ch to enable IAP one byte write to ROM[7C00~7DFF] Write BAh to enable IAP ERASE 512 byte of ROM[7A00~7BFF] Write BCh to enable IAP ERASE 512 byte of ROM[7C00~7DFF] Write other value to disable IAP write/page erase

#### C9h.7 IAPWE (R):

0: IAP write/page erase disable

1: IAP write/page erase enable

#### C9h.6 **IAPTO (R):**

IAP Time-Out flag, Set by H/W when IAP Time-out occurs. Cleared by H/W when IAPWE=0.

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WE	DTE	PWRSAV	VBGOUT	DIV32	IAF	ΥΈ	MULDIV16
R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Reset	0	0	0	0	0	0	0	0

F7h.2~1 **IAPTE:** IAP write watchdog timer enable

00: Disable

01: wait 0.8mS trigger watchdog time-out flag, and escape the write fail state

10: wait 3.2mS trigger watchdog time-out flag, and escape the write fail state

11: wait 6.4mS trigger watchdog time-out flag, and escape the write fail state

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	LVRPD	T2SEL	T1SEL	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F8h.3 **LVRPD:** Low Voltage Reset function select


0: enable

1: disable



#### 2.2 Data Memory

As the standard 8051, the Chip has both Internal and External Data Memory space. The Internal Data Memory space consists of 256 Bytes IRAM and SFRs, which are accessible through a rich instruction set. The External Data Memory space consists of 1024 Bytes XRAM, 6 Bytes LCD RAM, 10 Bytes ICE RAM, which can be only accessed by MOVX instruction.



#### 2.2.1 IRAM

IRAM is located in the 8051 internal data memory space. The whole 256 Bytes IRAM are accessible using indirect addressing but only the lower 128 Bytes are accessible using direct addressing. There are four directly addressable register banks (switching by PSW), which occupy IRAM space from 00h to 1Fh. The address 20h to 2Fh 16 Bytes IRAM space is bit-addressable. IRAM can be used as scratch pad registers or program stack.


#### 2.2.2 XRAM

XRAM is located in the 8051 external data memory space (address from FC00h to FFFFh). The 1024 Bytes XRAM can be only accessed by "MOVX" instruction.

#### 2.2.3 SFRs

All peripheral functional modules such as I/O ports, Timers and UART operations for the chip are accessed via Special Function Registers (SFRs). These registers occupy upper 128 Bytes of direct Data Memory space locations in the range 80h to FFh. There are 14 bit-addressable SFRs (which means that eight individual bits inside a single byte are addressable), such as ACC, B register, PSW, TCON, SCON, and others. The remaining SFRs are only byte addressable. SFRs provide control and data exchange with the resources and peripherals of the Chip. The TM52 series of microcontrollers provides complete binary code with standard 8051 instruction set compatibility. Beside the standard 8051 SFRs, the Chip implements additional SFRs used to configure and access subsystems such as the ADC/LCD, which are unique to the Chip.





	8/0	9/1	A/2	B/3	C/4	D/5	E/6	F/7
F8h	AUX1							
F0h	В	CRCDL	CRCDH	CRCIN		CFGBG	CFGWL	AUX2
E8h		SIADR	SICON	SIRCD1	SITXDRCD2			
E0h	ACC	MICON	MIDAT				EXA	EXB
D8h	CLKCON	PWM0PRDH	PWM0PRDL	PWM1PRDH	PWM1PRDL	PWM2PRDH	PWM2PRDL	
D0h	PSW	PWM0DH	PWM0DL	PWM1DH	PWM1DL	PWM2DH	PWM2DL	
C8h	T2CON	IAPWE	RCP2L	RCP2H	TL2	TH2	EXA2	EXA3
C0h		<b>TKPINSEL0</b>	TKPINSEL1	TKPINSEL2		ATKCH0	ATKCH1	ATKCH2
B8h	IP	IPH	IP1	IP1H	SPCON	SPSTA	SPDAT	LVDS
B0h	P3	LEDCON	LEDCON2	LEDCON3	TKTMRL	TKCON2		
A8h	IE	INTE1	ADCDL	ADCDH		TKCON	CHSEL	POADIE
A0h	P2	PWMCON	P1MODL	P1MODH	P3MODL	P3MODH	PINMOD	TKCHS
98h	SCON	SBUF					PWMOE	PWMCLR
90h	P1	POOE	POLOE	P2MOD	OPTION	INTFLG	P1WKUP	SWCMD
88h	TCON	TMOD	TL0	TL1	TH0	TH1	SCON2	SBUF2
80h	P0	SP	DPL	DPH	INTEX	INTEXF	INTPWM	PCON

DS-TM52eF1374G\_75G\_E



#### 3. LVR and LVD setting

The Chip provides LVR and Low Voltage Detection (LVD) functions. There are 8-level LVR can be selected by CFGWH and 8-level LVD can be selected by SFR LVDS. The SFR PWRSAV/LVRPD bits also affect LVR function as tables below.

Operation	S	FR	CFGWH	LVR	L V Deset	Current
Mode	LVRPD	PWRSAV	LVRE	LVK	LV Reset	consumption
	0	Х	000	ON	2.3V	
	0	Х	001	ON	2.54V	
	0	Х	010	ON	2.78V	
Fast	0	Х	011	ON	3.04V	
Slow	0	X	100	ON	3.28V	
	0	Х	101	ON	3.54V	
	0	X	110	ON	3.8V	
	0	Х	111	ON	4.04V	
	0	0	000	ON	2.3V	
	0	0	001	ON	2.54V	
T 11	0	0	010	ON	2.78V	<b>1</b> 11 <b>2</b> 00 <b>1</b>
Idle Halt	0	0	011	ON	3.04V	Idle: 200uA Halt: 68uA
Stop	0	0	100	ON	3.28V	Stop: 65uA
Dtop	0	0	101	ON	3.54V	Stop: of all
	0	0	110	ON	3.8V	
	0	0	111	ON	4.04V	
Idle	0	1	XXX	ON	POR 2.2V	183uA
Halt Stop	0	1	XXX	OFF	-	Halt: 13uA Stop: 10uA
Fast Slow Idle	1	X	XXX	ON	POR 2.2V	Idle: 183uA
HALT Stop	1	X	XXX	OFF	-	Halt: 13uA Stop: 10uA

LVR and LVD function

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WI	DTE	PWRSAV	VBGOUT	DIV32	IAI	PTE	MULDIV16
R/W	R/W	R/W	R/W	R/W	R/W	R/	W	R/W
Reset	0	0	0	0	0	0	0	0

F7h.5 **PWRSAV:** Power saving mode control

0: No power saving

1: Power saving, disable LVR in IDLE/HALT/STOP mode

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	LVRPD	T2SEL	T1SEL	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F8h.3 LVRPD: Low Voltage Reset function select

0: enable

1: disable



SFR BFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LVDS	LVDIE	LVDO	_	_		LVDS		ENVPULL
R/W	R/W	R	—	—	R/W	R/W	R/W	R/W
Reset	0	0	_	_	0	0	0	0
BFh.7	LVDIE: Lov	w Voltage De	etect interrup	t enable				
	0: Disable							
	1: Enable (	note: EXLVI	DIE must be	1 at the same	time to gene	rate LVD in	terrupt)	
BFh.6	LVDO: Low	Voltage De	tect output					
BFh.3~1	LVDS: Low	Voltage Det	ect select					
	000: Set LV	/D at 2.3V						
	001: Set LV	VD at 2.54V						
	010: Set L	VD at 2.78V						
	011: Set LV	VD at 3.04V						
	100: Set L	VD at 3.28V						
	101: Set LV	VD at 3.54V						
	110: Set LV	VD at 3.8V						
	111: Set LV	VD at 4.04V						
BFh. 0	<b>ENVPULL:</b>	Power contr	ol, force VP	ULL enable,	Must be set t	io 0		
	0: Disable							
	1: Don't us	e, cannot be	set to 1					

Flash <b>7FFFh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGWH	PROTN	XRSTEN		LVRE			MVCLOCKN	FRCPSC

7FFFh.5~3 LVRE: Low Voltage Reset function select

000: Set LVR at 2.3V 001: Set LVR at 2.54V 010: Set LVR at 2.78V 011: Set LVR at 3.04V 100: Set LVR at 3.28V 101: Set LVR at 3.54V 110: Set LVR at 3.8V 111: Set LVR at 4.04V



#### 4. Reset

The Chip has five types of reset methods. Resets can be caused by Power on Reset (POR), External Pin Reset (XRST), Software Command Reset (SWRST), Watchdog Timer Reset (WDTR), or Low Voltage Reset (LVR). The CFGWH controls the Reset functionality. The SFRs are returned to their default value after Reset.

#### 4.1 Power on Reset

After Power on Reset, the device stays on Reset state for 40 ms as chip warm up time, then downloads the CFGW register from ROM's last six bytes. The Power on Reset needs VCC pin's voltage first discharge to near VSS level, then rise beyond 2.2V.

#### 4.2 External Pin Reset

External Pin Reset is active low. It needs to keep at least 2 SRC clock cycle long to be seen by the Chip. External Pin Reset can be disabled or enabled by CFGW.

#### 4.3 Software Command Reset

Software Reset is activated by writing the SFR 97h with data 56h.

#### 4.4 Watchdog Timer Reset

WDT overflow Reset is disabled or enabled by SFR F7h. The WDT uses SRC as its counting time base. It runs in Fast/Slow mode and runs or stops in Idle/Stop mode. WDT overflow speed can be defined by WDTPSC SFR. WDT is cleared by device Reset or CLRWDT SFR bit.

#### 4.5 Low Voltage Reset

The Chip provides LVR and Low Voltage Detection (LVD) functions. There are 8-level LVR can be selected by CFGWH.

Flash <b>7FFFh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CFGWH	PROTN	XRSTEN		LVRE		_	MVCLOCKN	FRCPSC

7FFFh.6	<b>XRSTEN:</b> External Pin Reset control
	0: Enable External Pin Reset
	1: Disable External Pin Reset
7FFFh.5~3	LVRE: Low Voltage Reset function select
	000: Set LVR at 2.3V
	001: Set LVR at 2.54V
	010: Set LVR at 2.78V
	011: Set LVR at 3.04V
	100: Set LVR at 3.28V
	101: Set LVR at 3.54V
	110: Set LVR at 3.8V
	111: Set LVR at 4.04V



SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	UART1W	_	WDTPSC		ADCKS		TM3PSC	
R/W	R/W	_	R/W		R/	W	R/	W
Reset	0		0	0	0	0	0	0

94h.5~4 WDTPSC: Watchdog Timer pre-scalar time select

00: 400ms WDT overflow rate

01: 200ms WDT overflow rate

10: 100ms WDT overflow rate

11: 50ms WDT overflow rate

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LVDIF	_	TKIF	ADIF	_	—	P1IF	TF3
R/W	R/W		R/W	R/W		—	R/W	R/W
Reset	0		0	0		_	0	0

95h.7 LVDIF: Low Voltage Detect interrupt flag

Set by H/W. S/W writes 7Fh to INTFLG to clear this flag.

SFR <b>97h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SWCMD		IAPEN/SWRST									
R/W			R/W	R/W							
Reset			-	0							

#### 97h.7~0 SWRST: Write 56h to generate S/W Reset

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WDTE		PWRSAV	VBGOUT	DIV32	IAPTE		MULDIV16
R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Reset	0	0	0	0	0	0	0	0

F7h.7~6 WDTE: Watchdog Timer Reset control

0x: Watchdog Timer Reset disable

10: Watchdog Timer Reset enable in Fast/Slow mode, disable in Idle/Halt/Stop mode

11: Watchdog Timer Reset always enable

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	LVRPD	T2SEL	T1SEL	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F8h.7 CLRWDT: Set to clear WDT, H/W auto clear it at next clock cycle

F8h.3 **LVRPD:** Low Voltage Reset function select

0: enable

1: disable



#### 5. Clock Circuitry & Operation Mode

#### 5.1 System Clock

The Chip is designed with dual-clock system. During runtime, user can directly switch the System clock from fast to slow or from slow to fast. It also can directly select a clock divider of 1, 2, 4 or 16. The Fast clock can be selected as FXT (Fast Crystal, 1~18 MHz) or FRC (Fast Internal RC, 18.432 MHz). The Slow clock can be selected as SXT (Slow Crystal, 32 KHz) or SRC (Slow Internal RC, 80 KHz). Fast mode and Slow mode are defined as the CPU running at Fast and Slow clock speeds.


After Reset, the device is running at Slow mode with 80 KHz SRC. S/W should select the proper clock rate for chip operation safety. The higher  $V_{CC}$  allows the chip to run at a higher System clock frequency. In a typical condition, a 18 MHz System clock rate requires  $V_{CC}$  > 2.3V.

The Chip has an external oscillators connected to the XI/XO pins. It relies on external circuitry for the clock signal and frequency stabilization, such as a stand-alone oscillator, quartz crystal, or ceramic resonator. In Fast mode, the fast oscillator can be used in the range from 1~18 MHz. In Slow mode, the slow oscillator can only use a clock frequency of 32.768 KHz.

The **CLKCON** SFR controls the System clock operating. H/W automatically blocks the S/W abnormally setting for this register. S/W can only change the Slow clock type in Fast mode and change the Fast clock type in Slow mode. Never to write both STPFCK=1 & SELFCK=1. It is recommended to write this SFR bit by bit.

#### If user wants to switch Fsys from Slow clock to FXT, user should be following the step below

- 1. Set FCKTYPE (D8h.6)
- 2. Wait 2ms until FXT oscillation stable (The actual waiting time depends on the application conditions)
- 3. Set SELFCK (D8h.2)



#### **Clock Structure**

The chip can also output the "System clock divided by 2" signal (CKO) to P1.4 pin. CKO pin's output setting is controlled by TCOE SFR (*see section 7*).



		CLKCO	N (D8h)	
SYSCLK	bit7 SCKTYPE	bit6 FCKTYPE	bit3 STPFCK	bit2 SELFCK
Fast FXT	0/1	1	0	1
Fast FRC	0/1	0	0	1
Slow SXT	1	0/1	0/1	0
Slow SRC	0	0/1	0/1	0
Fast type change	0/1	$0 \leftarrow \rightarrow 1$	0/1	0
Slow type change	$0 \leftarrow \rightarrow 1$	0/1	0	1
Stop FRC/FXT	0/1	0/1	$0 \rightarrow 1$	0
Switch to FRC/FXT	0/1	0/1	0	$0 \rightarrow 1$
Switch to SRC/SXT	0/1	0/1	0	$1 \rightarrow 0$

SFR F6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
CFGWL	_		FRCF							
R/W	_		R/W							
Reset		—	—	—	—	_	—	—		

F6h.6~0 **FRCF:** FRC frequency adjustment, automatically load the calibration value after power-on 00h= lowest frequency, 7Fh=highest frequency.

SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
CLKCON	SCKTYPE	FCKTYPE	STPSCK	STPPCK	STPFCK	SELFCK	CLK	PSC				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/	W				
Reset	0	0	1	0	0	0 0 1 1						
D8h.7	SCKTYPE:	Slow clock t	ype. This bit	can be chang	ged only in F	ast mode (SE	ELFCK=1).					
	0: SRC											
	1: SXT, P2.0 and P2.1 are crystal pins											
D8h.6	FCKTYPE: Fast clock type. This bit can be changed only in Slow mode (SELFCK=0).											
	0: FRC											
	1: FXT, P2.0 and P2.1 are crystal pins, oscillator gain is high for FXT											
D8h.5	STPSCK: Set 1 to stop Slow clock after PD=1 (Halt / Stop mode control)											
D8h.4	<b>STPPCK:</b> Set 1 to stop UARTs/Timer0/Timer1/Timer2/ADC clock in Idle mode for current											
	reducing. If set, only Timer3 and pin interrupts are alive in Idle Mode.											
	STPFCK: S in Slow mod		Fast clock for	power savin	g in Slow/Id	le mode. Thi	s bit can be c	hanged only				
D8h.2	SELFCK: S	ystem clock	source select	ion. This bit	can be chang	ed only wher	n STPFCK=0					
	0: Slow clo	ck										
	1: Fast cloc	k										
D8h.1~0	CLKPSC: S	ystem clock	prescaler. Ef	fective after	16 clock cycl	les (Max.) de	lay.					
	00: System	clock is Fast	/Slow clock	divided by 10	5							
	01: System	clock is Fast	/Slow clock	divided by 4								
	10: System	clock is Fast	/Slow clock	divided by 2								
	11: System	clock is Fast	Slow clock	divided by 1								



#### **5.2 Operation Modes**

There are four operation modes for this device. **Fast Mode** is defined as the CPU running at Fast clock speed. **Slow Mode** is defined as the CPU running at Slow clock speed. When the System clock speed is lower, the power consumption is lower.

**Idle Mode** is entered by setting the IDL bit in PCON SFR. Both Fast and Slow clock can be set as the System clock source in Idle Mode, but Slow clock is better for power saving. In Idle mode, the CPU puts itself to sleep while the on-chip peripherals stay active. The "STPPCK" bit in CLKCON SFR can be set to furthermore reduce Idle mode current. If STPPCK is set, only Timer3 and pin interrupts are alive in Idle Mode, others peripherals such as Timer0/1/2, UARTs and ADC are stop. The slower System clock rate also helps current saving. It can be achieved by setup the CLKPSC SFR to divide System clock frequency. Idle mode is terminated by Reset or enabled Interrupts wake up.

**Halt Mode** is entered by setting the PD bit in PCON SFR and STPSCK is cleared. In Halt mode, all clocks stop except the Timer3 and WDT could be alive if they are enabled. Halt Mode is terminated by Reset, pin wake up or Timer3 interrupt.

**Stop Mode** is entered by setting the PD bit in PCON SFR. This mode is the so-called "Power Down" mode in standard 8051. In Stop mode, all clocks stop except the WDT could be alive if it is enabled. Stop Mode is terminated by Reset or pin wake up. Must be set to slow clock mode (SELFCK=0) before entering Stop mode (PDOWN).

*Note: Chip cannot enter Stop/Halt Mode if INTn pin is low and wakeup is enable. (INTn=0 and EXn=1, n=0~9)* 

SFR <b>87h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	—	—	_	GF1	GF0	PD	IDL
R/W	R/W	—	—	—	R/W	R/W	R/W	R/W
Reset	0	—	—	—	0	0	0	0

87h.1 **PD:** Power down control bit, set 1 to enter STOP/Halt mode.

87h.0 **IDL:** Idle mode control bit, set 1 to enter IDLE mode.

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WDTE		PWRSAV	VBGOUT	DIV32	IAI	PTE	MULDIV16
R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W
Reset	0	0	0	0	0	0	0	0

F7h.4 **VBGOUT:** VBG voltage output to P3.2

0: Disable

1: Enable, The additional condition VBGEN=1 (AEh.1) should be set.



SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
CLKCON	SCKTYPE	FCKTYPE	STPSCK	STPPCK	STPFCK	SELFCK	CLK	PSC	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/	W	
Reset	0	0	1	0	0	0	1	1	
D8h.7	SCKTYPE: Slow clock type. This bit can be changed only in Fast mode (SELFCK=1).								
	0: SRC 1: SXT								
D8h.6	FCKTYPE: Fast clock type. This bit can be changed only in Slow mode (SELFCK=0).								
	0: FRC 1: FXT								
D8h.5	STPSCK: Set 1 to stop Slow clock after PD=1 (Halt / Stop mode control)								
D8h.4	<b>STPPCK:</b> Set 1 to stop UART/Timer0/Timer1/Timer2/ADC clock in Idle mode for current reducing.								
	If set, only Timer3 and pin interrupts are alive in Idle Mode.								
D8h.3	<b>STPFCK:</b> Set 1 to stop Fast clock for power saving in Slow/Idle mode. This bit can be changed only								
	in Slow mode.								
D8h.2	<b>SELFCK:</b> System clock source selection. This bit can be changed only when STPFCK=0.								
	0: Slow clock 1: Fast clock								
D8h.1~0	CLKPSC: S	ystem clock	prescaler. Eff	ective after 16	clock cycles	(Max.) delay.			
	00: System	clock is Fast	/Slow clock	divided by 16	5				
	01: System	clock is Fast	/Slow clock	divided by 4					
	10: System	clock is Fast	/Slow clock	divided by 2					
	11: System	clock is Fast	/Slow clock	divided by 1					



#### 6. Interrupt & Wake-up

This Chip has a 14-source four-level priority interrupt structure. All enabled Interrupts can wake up CPU from Idle mode, but only the Pin Interrupts can wake up CPU from Stop mode. The Halt mode can be waked up by Time3 and Pin Interrupts. Each interrupt source has its own enable control bit. An interrupt event will set its individual Interrupt Flag, no matter whether its interrupt enable control bit is 0 or 1. The Interrupt vectors and flags are list below.

No.	Vector	Flag	Description
0	0003	IE0	INT0 external pin Interrupt (can wake up Halt/Stop mode)
1	000B	TF0	Timer0 Interrupt
2	0013	IE1	INT1 external pin Interrupt (can wake up Halt/Stop mode)
3	001B	TF1	Timer1 Interrupt
4	0023	RI+TI	Serial Port (UART1) Interrupt
5	002B	TF2+EXF2	Timer2 Interrupt
6	0033	-	Reserved for ICE mode use
7	003B	TF3	Timer3 Interrupt (can wake up Halt mode)
8	0043	P1IF	Port1 external pin change Interrupt (can wake up Halt/Stop mode)
9	004B	IE2~IE9 LVDIF	INT2~INT9 external pin Interrupt (can wake up Halt/Stop mode) LVD interrupt
10	0053	ADIF+TKIF	ADC/Touch Key Interrupt
11	005B	SPIF+WCOL+MODF	SPI Interrupt
12	0063	RI2+TI2	Serial Port (UART2) Interrupt
13	006B	MIIF TXDF RCD2F RCD1F	I <sup>2</sup> C interrupt Vector
14	0073	PWM0IF PWM1IF PWM2IF	PWM0~2 Interrupt Vector

Interrupt Vector & Flag

#### 6.1 Interrupt Enable and Priority Control

The IE and INTE1 SFRs decide whether the pending interrupt is serviced by CPU. The P1WKUP SFR controls the individual Port1 pin's wake-up and interrupt capability. The IP, IPH, IP1 and IP1H SFRs decide the interrupt priority. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

#### 6.2 Suggestions on interrupting subroutines

The period and duty cycle of PWM are 16-bit operations. When writing and reading the high and low bytes of PWMxDH, PWMxDL, PWMxPRDH and PWMxPRDL, interrupts should be avoided. If you are reading and writing these 16-bit SFRs in the meantime an interrupt occurs. And these SFRs are read and written in the interrupt. It is easy to cause read and write errors. For the 16-bit PWM period and duty to read and write, it is recommended to update the data only in the main program, or update the data only in the interrupt to avoid possible errors.



SFR 84h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEX	EX9	EX8	EX7	EX6	EX5	EX4	EX3	EX2
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

84h.7~0 **EX9~EX2:** External INT9~INT2 pin Interrupt enable and Stop/Halt mode wake up enable.

0: Disable INTx pin Interrupt and Stop/Halt mode wake up

1: Enable INTx pin Interrupt and Stop/Halt mode wake up, it can wake up CPU from Stop/Halt mode no matter EA is 0 or 1. (note: EXLVDIE must be 1 at the same time to generate INTx interrupt and wake up)

SFR <b>96h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
P1WKUP	P1WKUP								
R/W	R/W								
Reset	0	0	0	0	0	0	0	0	

96h.7~0 **P1WKUP:** P1.7~P1.0 pin individual Wake-up / Interrupt enable control

0: Disable

1: Enable

SFR 9Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWMOE	PWM1IE	<b>PWM0IE</b>	_	_	_	PWM2OE	PWM10E	PWM00E
R/W	R/W	R/W		—	—	R/W	R/W	R/W
Reset	0	0		_	_	0	0	0

#### 9Eh.7 **PWM1IE:** PWM1 Interrupt Enable

0: disable

1: enable (note: PWMIE must be 1 at the same time to generate PWM interrupt)

#### 9Eh.6 **PWM0IE:** PWM0 Interrupt Enable

0: disable

1: enable (note: PWMIE must be 1 at the same time to generate PWM interrupt)

SFR 9Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWMCLR	PWM2IE	_	—	_	_	PWM2CLR	PWM1CLR	PWM0CLR
R/W	R/W	_	_	_	_	R/W	R/W	R/W
Reset	0			_		0	0	0

#### 9Fh.7 **PWM2IE:** PWM2 Interrupt Enable

0: disable

1: enable (note: PWMIE must be 1 at the same time to generate PWM interrupt)



IE       EA       -       ET2       ES       ET1       EX1       ET0         R/W       R/W       R/W       R/W       R/W       R/W       R/W       R/W         Reset       0       -       0       0       0       0       0         A8h.7       EA: Global interrupt enable control.       0       0       0       0       0         A8h.7       EA: Global interrupt enable control.       0: Disable all Interrupts.       1: Each interrupt is enabled or disabled by its individual interrupt control bit         A8h.5       ET2: Timer2 interrupt enable       0: Disable Timer2 interrupt       1: Enable Timer2 interrupt         1: Enable Timer2 interrupt       1: Enable Timer2 interrupt       1: Enable Timer2 interrupt         A8h.4       ES: Serial Port (UART1) interrupt enable       0: Disable Serial Port (UART1) interrupt         A8h.3       ET1: Timer1 interrupt enable       0: Disable Timer1 interrupt         A8h.3       ET1: Timer1 interrupt       1: Enable Timer1 interrupt         A8h.2       EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable       0: Disable INT1 pin Interrupt and Stop/Halt mode wake up, it can wake up CPU from the complexity of the comple	EX0 R/W 0										
Reset0-00000A8h.7EA: Global interrupt enable control. 0: Disable all Interrupts. 1: Each interrupt is enabled or disabled by its individual interrupt control bitA8h.5ET2: Timer2 interrupt enable 0: Disable Timer2 interrupt 1: Enable Timer2 interrupt 1: Enable Timer2 interrupt 1: Enable Serial Port (UART1) interrupt 											
<ul> <li>A8h.7 EA: Global interrupt enable control.</li> <li>0: Disable all Interrupts.</li> <li>1: Each interrupt is enabled or disabled by its individual interrupt control bit</li> <li>A8h.5 ET2: Timer2 interrupt enable</li> <li>0: Disable Timer2 interrupt</li> <li>1: Enable Timer2 interrupt</li> <li>A8h.4 ES: Serial Port (UART1) interrupt enable</li> <li>0: Disable Serial Port (UART1) interrupt</li> <li>1: Enable Serial Port (UART1) interrupt</li> <li>A8h.3 ET1: Timer1 interrupt enable</li> <li>0: Disable Timer1 interrupt</li> <li>A8h.3 EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable</li> <li>0: Disable INT1 pin Interrupt and Stop/Halt mode wake up</li> </ul>	0										
<ul> <li>0: Disable all Interrupts.</li> <li>1: Each interrupt is enabled or disabled by its individual interrupt control bit</li> <li>A8h.5 ET2: Timer2 interrupt enable</li> <li>0: Disable Timer2 interrupt</li> <li>1: Enable Timer2 interrupt</li> <li>A8h.4 ES: Serial Port (UART1) interrupt enable</li> <li>0: Disable Serial Port (UART1) interrupt</li> <li>1: Enable Serial Port (UART1) interrupt</li> <li>A8h.3 ET1: Timer1 interrupt enable</li> <li>0: Disable Timer1 interrupt</li> <li>1: Enable Timer1 interrupt</li> <li>A8h.4 EX: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable</li> <li>0: Disable INT1 pin Interrupt and Stop/Halt mode wake up</li> </ul>											
<ul> <li>1: Each interrupt is enabled or disabled by its individual interrupt control bit</li> <li>A8h.5 ET2: Timer2 interrupt enable <ul> <li>0: Disable Timer2 interrupt</li> <li>1: Enable Timer2 interrupt</li> <li>1: Enable Timer2 interrupt</li> <li>A8h.4 ES: Serial Port (UART1) interrupt enable</li> <li>0: Disable Serial Port (UART1) interrupt</li> <li>1: Enable Serial Port (UART1) interrupt</li> <li>A8h.3 ET1: Timer1 interrupt enable</li> <li>0: Disable Timer1 interrupt</li> <li>1: Enable Timer1 interrupt</li> <li>A8h.4 EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable</li> <li>0: Disable INT1 pin Interrupt and Stop/Halt mode wake up</li> </ul> </li> </ul>											
<ul> <li>A8h.5 ET2: Timer2 interrupt enable</li> <li>0: Disable Timer2 interrupt</li> <li>1: Enable Timer2 interrupt</li> <li>A8h.4 ES: Serial Port (UART1) interrupt enable</li> <li>0: Disable Serial Port (UART1) interrupt</li> <li>1: Enable Serial Port (UART1) interrupt</li> <li>A8h.3 ET1: Timer1 interrupt enable</li> <li>0: Disable Timer1 interrupt</li> <li>1: Enable Timer1 interrupt</li> <li>A8h.2 EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable</li> <li>0: Disable INT1 pin Interrupt and Stop/Halt mode wake up</li> </ul>											
<ul> <li>0: Disable Timer2 interrupt <ol> <li>Enable Timer2 interrupt</li> </ol> </li> <li>A8h.4 ES: Serial Port (UART1) interrupt enable <ol> <li>Disable Serial Port (UART1) interrupt</li> <li>Enable Serial Port (UART1) interrupt</li> </ol> </li> <li>A8h.3 ET1: Timer1 interrupt enable <ol> <li>Disable Timer1 interrupt</li> <li>Enable Timer1 interrupt</li> <li>Enable Timer1 interrupt</li> </ol> </li> <li>A8h.2 EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable <ol> <li>Disable INT1 pin Interrupt and Stop/Halt mode wake up</li> </ol> </li> </ul>											
1: Enable Timer2 interrupt         A8h.4         ES: Serial Port (UART1) interrupt enable         0: Disable Serial Port (UART1) interrupt         1: Enable Serial Port (UART1) interrupt         A8h.3         ET1: Timer1 interrupt enable         0: Disable Timer1 interrupt         1: Enable Timer1 interrupt         1: Enable Timer1 interrupt         0: Disable Timer1 pin Interrupt         0: Disable Timer1 pin Interrupt											
<ul> <li>A8h.4 ES: Serial Port (UART1) interrupt enable</li> <li>0: Disable Serial Port (UART1) interrupt</li> <li>1: Enable Serial Port (UART1) interrupt</li> <li>A8h.3 ET1: Timer1 interrupt enable</li> <li>0: Disable Timer1 interrupt</li> <li>1: Enable Timer1 interrupt</li> <li>A8h.2 EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable</li> <li>0: Disable INT1 pin Interrupt and Stop/Halt mode wake up</li> </ul>											
<ul> <li>0: Disable Serial Port (UART1) interrupt</li> <li>1: Enable Serial Port (UART1) interrupt</li> <li>A8h.3 ET1: Timer1 interrupt enable</li> <li>0: Disable Timer1 interrupt</li> <li>1: Enable Timer1 interrupt</li> <li>A8h.2 EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable</li> <li>0: Disable INT1 pin Interrupt and Stop/Halt mode wake up</li> </ul>	*										
<ul> <li>1: Enable Serial Port (UART1) interrupt</li> <li>A8h.3 ET1: Timer1 interrupt enable         <ul> <li>0: Disable Timer1 interrupt</li> <li>1: Enable Timer1 interrupt</li> <li>1: Enable Timer1 interrupt</li> </ul> </li> <li>A8h.2 EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable             <ul></ul></li></ul>	ES: Serial Port (UART1) interrupt enable										
<ul> <li>A8h.3 ET1: Timer1 interrupt enable</li> <li>0: Disable Timer1 interrupt</li> <li>1: Enable Timer1 interrupt</li> <li>A8h.2 EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable</li> <li>0: Disable INT1 pin Interrupt and Stop/Halt mode wake up</li> </ul>	0: Disable Serial Port (UART1) interrupt										
<ul> <li>0: Disable Timer1 interrupt</li> <li>1: Enable Timer1 interrupt</li> <li>A8h.2 EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable</li> <li>0: Disable INT1 pin Interrupt and Stop/Halt mode wake up</li> </ul>	1: Enable Serial Port (UART1) interrupt										
<ul> <li>1: Enable Timer1 interrupt</li> <li>A8h.2 EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable</li> <li>0: Disable INT1 pin Interrupt and Stop/Halt mode wake up</li> </ul>	ET1: Timer1 interrupt enable										
A8h.2 <b>EX1:</b> External INT1 pin Interrupt enable and Stop/Halt mode wake up enable 0: Disable INT1 pin Interrupt and Stop/Halt mode wake up	0: Disable Timer1 interrupt										
0: Disable INT1 pin Interrupt and Stop/Halt mode wake up	1: Enable Timer1 interrupt										
	EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable										
1: Enable INT1 pin Interrupt and Stop/Halt mode wake up, it can wake up CPU fro	0: Disable INT1 pin Interrupt and Stop/Halt mode wake up										
	1: Enable INT1 pin Interrupt and Stop/Halt mode wake up, it can wake up CPU from Stop/Halt										
mode no matter EA is 0 or 1.											
A8h.1 <b>ET0:</b> Timer0 interrupt enable	ET0: Timer0 interrupt enable										
0: Disable Timer0 interrupt											
1: Enable Timer0 interrupt											
A8h.0 <b>EX0:</b> External INT0 pin Interrupt enable and Stop/Halt mode wake up enable											
0: Disable INT0 pin Interrupt and Stop/Halt mode wake up											
1: Enable INTO pin Interrupt and Stop/Halt mode wake up, it can wake up CPU fro	m Stop/Halt										
mode no matter EA is 0 or 1.											



SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
INTE1	PWMIE	I2CE	ES2	SPIE	ADTKIE	EXLVDIE	P1IE	TM3IE				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0				
A9h.7	PWMIE: PV	WM0~PWM	2 interrupt en	able								
			M2 interrupt									
	1: Enable PWM0~PWM2 interrupt											
A9h.6		<b>I2CE:</b> I <sup>2</sup> C (master/slave) interrupt enable										
		<sup>2</sup> C interrupt										
		<sup>2</sup> C interrupt										
A9h.5	ES2: Serial I		, <b>1</b>									
			JART2) inter	-								
			ART2) inter	rupt								
A9h.4	SPIE: SPI in	-										
		SPI interrupt										
		1: Enable SPI interrupt										
A9h.3	ADTKIE: A		•									
			Key interrup									
4.01.2			Key interrupt			1.0. (11.1)						
A9h.2					-	d Stop/Halt m	ode wake u	p enable				
		LVD interrup		and Stop/Ha	lt mode wake	e up						
				and Ston	Halt mode	wake up, it c	an wake u	n CPU from				
			atter EA is 0		mant mode	wake up, it e	an wake u					
	-	.VD interrup										
A9h.1		-		le. This bit	does not affec	t the Port1 pin	n's Stop/Ha	lt mode wake				
	up capability		±			1	1					
	0: Disable l	Port1 pin cha	inge interrupt	t								
	1: Enable P	ort1 pin cha	nge interrupt									
A9h.0	TM3IE: Tin	ner3 interrup	t enable and	Halt mode w	ake up enabl	e						
			rupt t and Ha		-							
	1: Enable Timer3 interrupt t and Halt mode wake up, it can wake up CPU from Halt mode no matter											
	EA is 0 or 1	1.										

\_\_\_\_



SFR <b>B9h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IPH	_	_	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	_	_	0	0	0	0	0	0

SFR B8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP	_	—	PT2	PS	PT1	PX1	PT0	PX0
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W
Reset	_	_	0	0	0	0	0	0

B9h.5, B8h.5 **PT2H, PT2 :** Timer2 Interrupt Priority control. (PT2H, PT2) =

11: Level 3 (highest priority)

- 10: Level 2
- 01: Level 1

00: Level 0 (lowest priority)

B9h.4, B8h.4 **PSH, PS :** Serial Port (UART1) Interrupt Priority control. Definition as above.

B9h.3, B8h.3 **PT1H, PT1 :** Timer1 Interrupt Priority control. Definition as above.

B9h.2, B8h.2 **PX1H, PX1 :** External INT1 pin Interrupt Priority control. Definition as above.

B9h.1, B8h.1 **PT0H, PT0 :** Timer0 Interrupt Priority control. Definition as above.

B9h.0, B8h.0 **PX0H, PX0 :** External INTO pin Interrupt Priority control. Definition as above.

SFR BBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP1H	PPWMH	PI2CH	PS2H	PSPIH	PADTKIH	PX2_9LVDH	PP1H	РТ3Н
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR BAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IP1	PPWM	PI2C	PS2	PSPI	PADTKI	PX2_9LVD	PP1	PT3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

BBh.7, BAh.7 **PPWMH, PPWM:** PWM0~PWM2 Interrupt Priority control. Definition as above.

BBh.6, BAh.6 PI2CH, PI2C: I2C (Master/Slave) Interrupt Priority control. Definition as above.

BBh.5, BAh.5 **PS2H, PS2:** Serial Port (UART2) Interrupt Priority control. Definition as above.

BBh.4, BAh.4 PSPIH, PSPI: SPI Interrupt Priority control. Definition as above.

BBh.3, BAh.3 PADTKIH, PADTKI: ADC/Touch Key Interrupt Priority control. Definition as above.

BBh.2, BAh.2 **PX2\_9LVDH, PX2\_9LVD:** External INT2~INT9 pin and LVD Interrupt Priority control. Definition as above.


BBh.1, BAh.1 **PP1H, PP1:** Port1 Pin Change Interrupt Priority control. Definition as above.

BBh.0, BAh.0 **PT3H, PT3:** Timer3 Interrupt Priority control. Definition as above.



### 6.3 Pin Interrupt and LVD interrupt

Pin Interrupts include INT0~INT9 and Port1 Change. INT0~INT9 and Port1 also have the Stop/Halt mode wake up capability. INT0 and INT1 are falling edge or low level triggered as the 8051 standard. INT2~INT9 is falling edge triggered and Port1 Change Interrupt is triggered by Port1 state change. LVD interrupt can be used to detect the  $V_{CC}$  voltage level and generate an interrupt.



Pin interrup/Wake up & LVD interrupt

*Note:* Chip cannot enter Stop/Halt Mode if INTn pin is low and wakeup is enabled. (INTn=0 and EXn=1, n=0~9)



SFR 84h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEX	EX9	EX8	EX7	EX6	EX5	EX4	EX3	EX2
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

84h.7~0 **EX9~EX2:** External INT9~INT2 pin Interrupt enable and Stop/Halt mode wake up enable.

0: Disable INTx pin Interrupt and Stop/Halt mode wake up

<sup>1:</sup> Enable INTx pin Interrupt and Stop/Halt mode wake up, it can wake up CPU from Stop/Halt mode no matter EA is 0 or 1. (note: EXLVDIE must be 1 at the same time to generate INTx interrupt wake up)

SFR <b>85h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEXF	IE9	IE8	IE7	IE6	IE5	IE4	IE3	IE2
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

85h.7~0 **IE9~2:** External Interrupt INT9~INT2 edge flag.

Set by H/W when an INTx pin falling edge is detected, no matter the EXx is 0 or 1. S/W Write 0 to clear interrupt flag, no automatic clear after the interrupt service routine.

SFR 88h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0 0 0 0 0 0 0 0										
88h.3	IE1: External Interrupt 1 (INT1 pin) edge flag.											
	Set by H/W	Set by H/W when an INT1 pin falling edge is detected, no matter the EX1 is 0 or 1.										
	It is cleared automatically when the program performs the interrupt service routine.											
88h.2	IT1: External Interrupt 1 control bit											
	0: Low leve	0: Low level active (level triggered) for INT1 pin										
	1: Falling e	dge active (e	dge triggered	d) for INT1 p	in							
88h.1	IE0: Externa	l Interrupt 0	(INT0 pin) e	dge flag								
	Set by H/W	when an IN	T0 pin fallin	g edge is det	ected, no mat	ter the EX0 i	s 0 or 1.					
	It is cleared	automatical	ly when the p	program perf	orms the inte	rrupt service	routine.					
88h.0	<b>IT0:</b> External Interrupt 0 control bit											
	0: Low level active (level triggered) for INT0 pin											
	1: Falling edge active (edge triggered) for INTO pin											

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
INTFLG	LVDIF	—	TKIF	ADIF			P1IF	TF3		
R/W	R	—	R/W	R/W	—	_	R/W	R/W		
Reset	-	—	0	0			0	0		
95h.7 LVDIF: LVD interrupt flag										
Set by H/W, S/W can write 7Fh to INTFLG to clear this bit.										

95h.1 **P1IF:** Port1 pin change interrupt flag

Set by H/W when a Port1 pin state change is detected and its interrupt enable bit is set (P1WKUP). P1IE does not affect this flag's setting.

It is cleared automatically when the program performs the interrupt service routine. S/W can write FDh to INTFLG to clear this bit. (*Note1*)

*Note1: S/W* can write 0 to clear a flag in the INTFLG, but writing 1 has no effect.



A8h.2

SFR <b>96h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
P1WKUP		P1WKUP									
R/W		R/W									
Reset	0	0 0 0 0 0 0 0 0									
96h.7~0	0 <b>P1WKUP:</b> P1.7~P1.0 pin individual Wake-up / Interrupt enable control										

pin individual Wake-up / Interrupt enable control

0: Disable

1: Enable

SFR A8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IE	EA	—	ET2	ES	ET1	EX1	ET0	EX0
R/W	R/W		R/W	R/W	R/W	R/W	R/W	R/W
Reset	0		0	0	0	0	0	0

A8h.7 EA: Global interrupt enable control.

0: Disable all Interrupts.

1: Each interrupt is enabled or disabled by its individual interrupt control bit

EX1: External INT1 pin Interrupt enable and Stop/Halt mode wake up enable

0: Disable INT1 pin Interrupt and Stop/Halt mode wake up

1: Enable INT1 pin Interrupt and Stop/Halt mode wake up, it can wake up CPU from Stop/Halt mode no matter EA is 0 or 1.

#### A8h.0 EX0: External INTO pin Interrupt enable and Stop/Halt mode wake up enable 0: Disable INT0 pin Interrupt and Stop/Halt mode wake up

1: Enable INTO pin Interrupt and Stop/Halt mode wake up, it can wake up CPU from Stop/Halt mode no matter EA is 0 or 1.

SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE1	PWMIE	I2CE	ES2	SPIE	ADTKIE	EXLVDIE	P1IE	TM3IE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

A9h.2 EXLVDIE: External INT2~INT9 and LVD interrupt enable and Stop/Halt mode wake up enable 0: Disable INT2~INT9 pin Interrupt and Stop/Halt mode wake up

Disable LVD interrupt

1: Enable INT2~INT9 pin Interrupt and Stop/Halt mode wake up, it can wake up CPU from Stop/Halt mode no matter EA is 0 or 1.

Enable LVD interrupt.



SFR <b>BFh</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
LVDS	LVDIE	LVDO	_	_		LVDS		ENVPULL				
R/W	R/W	R	—		R/W	R/W	R/W	R/W				
Reset	0	0	_		0	0	0	0				
BFh.7	LVDIE: Lov	w Voltage De	etect interrup	t enable								
	0: Disable											
	1: Enable (1	note: EXLVI	DIE must be	1 at the same	time to gene	erate LVD in	terrupt)					
BFh.3~1	LVDS: Low	VDS: Low Voltage Detect select										
	000: Set LVD at 2.3V											
	001: Set LV	VD at 2.54V										
	010: Set LV	VD at 2.78V										
	011: Set LV	VD at 3.04V										
	100: Set LV	VD at 3.28V										
	101: Set LV	VD at 3.54V										
	110: Set LVD at 3.8V											
	111: Set LVD at 4.04V											
BFh. 0	<b>ENVPULL:</b>	Power contro	l, force VPUL	L enable, Mu	st be set to 0							


0: Disable

1: Don't use, cannot be set to 1



### 6.4 Idle mode Wake up and Interrupt

Idle mode is waked up by enabled Interrupts, which means individual interrupt enable bit (ex: EX0) and EA bit must be both set to 1 to establish Idle mode wake up capability. All enabled Interrupts (Pins, Timers, ADC, TK, SPI and UARTs) can wake up CPU from Idle mode. Upon Idle wake-up, Interrupt service routine is entered immediately. "The first instruction behind IDL (PCON.0) setting" is executed after interrupt service routine return.



EA=EX0=1, Idle mode wake-up and Interrupt by P3.2 (INT0)

SFR <b>87h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	—	—	—	GF1	GF0	PD	IDL
R/W	R/W	—	—	—	R/W	R/W	R/W	R/W
Reset	0	—	—	_	0	0	0	0

87h.1 **PD:** Power down control bit, set 1 to enter STOP/Halt mode.


87h.0 **IDL:** Idle mode control bit, set 1 to enter IDLE mode.


# 6.5 Stop/Halt mode Wake up and Interrupt


Stop/Halt mode wake up is simple, as long as the individual pin interrupt enable bit (ex: EX0) is set, the pin wake up capability is asserted. Set EX0/EX1/EXLVDIE can enable INT0/INT1/INT2 pins' Stop/Halt mode wake up capability. Set P1WKUP bit 7~0 can enable P1.7~P1.0's Stop/Halt mode wake up capability. Upon Stop/Halt wake up, "the first instruction behind PD setting (PCON.1)" is executed immediately before Interrupt service. Interrupt entry requires EA=1 (P1WKUP also needs P1IE=1) and trigger state of the pin staying sufficiently long to be observed by the System clock. This feature allows CPU to enter or not enter Interrupt sub-routine after Stop/Halt mode wake up.

*Note:* It is recommended to place the NX1/NX2 with NOP Instruction in figures below. *Note:* If the INTn pin is low and this wakeup function is enabled, the chip cannot enter stop/suspend mode. (INTn=0 and Exn=1, n=0-9)











EA=P1IE=P1WKUP=1 P1.0 change (not need clock sample), Stop mode wake-up and Interrupt.



EA=EX0=P1WKUP=1, P1IE=0 Stop mode wake-up but not Interrupt, P3.2/P3.7 pulse too narrow.



Stop mode wake-up but not Interrupt.



# 7. I/O Ports

The Chip has total 26 multi-function I/O pins. All I/O pins follow the standard 8051 "Read-Modify-Write" feature. The instructions that read the SFR rather than the Pin State are the ones that read a port or port bit value, possibly change it, and then rewrite it to the SFR (ex: ANL P1, A; INC P2; CPL P3.0).

# 7.1 Port1 & Port2 & Port 3


These pins can operate in four different modes as below.

Mode	Port1, Port2, Port	3 pin function	Px.n SFR	Pin State	Resistor	Digital
Mode	P3.0~P3.2	Others	data	1 III State	Pull-up	Input
Mode 0	Pseudo	Open Drein	0	Drive Low	Ν	Ν
Mode 0	Open Drain	Drain Open Drain		Pull-up	Y	Y
Mode 1	Pseudo	Open Drein	0	Drive Low	Ν	Ν
Mode 1	Open Drain	Open Drain	1	Hi-Z	Ν	Y
Mode 2	CMOSO	lutout	0	Drive Low	Ν	Ν
Mode 2	CIVIOS	CMOS Output		Drive High	Ν	Ν
Mode 3	Analog input for AI	Analog input for ADC, digital input			Ν	Ν
wide 5	buffer is d	isabled	(don't care)	_	IN	IN

Port1, Port2, Port3 I/O Pin Function Table

If Port1, Port2 or Port3 pin is used for Schmitt-trigger input, S/W must set the I/O pin to Mode0 or Mode1 and set the corresponding Port Data SFR to 1 to disable the pin's output driving circuitry.

Beside I/O port function, each Port1, Port2 and Port3 pin has one or more alternative functions, such as LED, ADC and Touch Key. Most of the functions are activated by setting the individual pin mode control SFR to Mode3. Port1/Port3 pins have standard 8051 auxiliary definition such as INTO/1, T0/1/2, or RXD/TXD. These pin functions need to set the pin mode SFR to Mode0 or Mode1 and keep the P1.n/P3.n SFR at 1.





Pin Name	8051	Wake-up	СКО	ADC	ТК	LED BiD matrix	LED Dot matrix	others
P1.7	TXD2	Y			TK10			MISO
P1.6		Y			TK9			PWM2
P1.5		Y		AD9	TK14			
P1.4		Y	СКО	AD8	TK8			
P1.3		Y		AD7	TK7			PWM1
P1.2		Y		AD6	TK6			PWM0
P1.1	T2EX	Y		AD5	TK5			
P1.0	T2	Y	T2O	AD4	TK4			

# Port1 multi-function Table

Pin Name	8051	Wake-up	СКО	ADC	TK	LED BiD matrix	LED Dot matrix	others
P3.7	INT2	Y			TK15	LEDS2	LED6	RSTn
P3.6	RXD2	Y			TK11	LEDS5		SCK
P3.5	T1	Y			TK12	LEDS4	LED8	MOSI
P3.4	T0	Y	T0O		TK13	LEDS3	LED7	SS
P3.3	INT1	Y		AD0	TK0			
P3.2	INT0	Y		AD1	TK1			VBGO
P3.1	TXD	Y		AD2	TK2			SDA
P3.0	RXD	Y		AD3	TK3			SCL

#### **Port3 multi-function Table**

Pin Name	8051	Wake-up	СКО	ADC	TK	LED BiD matrix	LED Dot matrix	others
P2.1						LEDS1	LED5	XO
P2.0						LEDS0	LED4	XI

P2 multi-function Table



The necessary STR	soung	r	Port2/Port5 pin's alternative function is its	
Alternative Function	Mode	Px.n SFR data	Pin State	Other necessary SFR setting
T0, T1, T2, T2EX,	0	1	Input with Pull-up	
INT0, INT1, INT2	1	1	Input	
DVD TVD	0	1	Input with Pull-up / Pseudo Open Drain Output	
RXD, TXD	1	1	Input / Pseudo Open Drain Output	
RXD2,TXD2	0	1	Input with Pull-up / Open Drain Output	
KAD2,1AD2	1	1	Input / Open Drain Output	
	0	Х	Clock Open Drain Output with Pull-up	
T0O, T2O, CKO	1	Х	Clock Open Drain Output	PINMOD
	2	Х	Clock Output (CMOS Push-Pull)	
VBGO	X	X	Bandgap Voltage output	VBGOUT VBGEN
LEDS0~ LEDS5 LEDC0~ LEDC3	X	Х	LED BiD matrix mode Output	LEDCON
LED0~ LED8	Х	Х	LED Dot matrix mode Output	LEDCON3
TK0~TK23	3	Х	Touch Key (Hi-Z)	TKCHS ATKCH2 ATKCH1 ATKCH0
AD0~AD14	3	Х	ADC Channel	
	0	Х	PWM Open Drain Output with Pull-up	
PWM0~PWM2	1	Х	PWM Open Drain Output	PWMOE
	2	Х	PWM Output (CMOS Push-Pull)	
XI, XO	0	1	Crystal oscillation	CLKCON
I <sup>2</sup> C Master SCL	0	Х	I <sup>2</sup> C Clock Output (Open Drain Output, Pull-up)	
I C Waster SCL	1	Х	I <sup>2</sup> C Clock Output (CMOS Push-Pull)	
I <sup>2</sup> C Slave SCL	1	1	I <sup>2</sup> C Clock Input (Hi-Z)	
I <sup>2</sup> C Master/Slaver SDA	0	1	I <sup>2</sup> C DATA (Pull-up)	
SPI Master Mode MISO	SPI Master Mode 1 1 SPI Data Input		SPI Data Input	
SPI Master Mode SCK, MOSI	2	X	SPI Clock/Data Output (CMOS Push-Pull)	
SPI Slave Mode MISO	MISO 2		SPI Data Output (CMOS Push-Pull)	SPCON
SPI Slave Mode SCK, MOSI	1	1	SPI Clock/Data Input	
SS	1	1	SPI Chip Selection	7

### The necessary SFR setting for Port1/ Port2/Port3 pin's alternative function is list below.

#### Mode Setting for Port1, Port2, Port3 Alternative Function

or tables above, a "CMOS Output" pin means it can sink and drive at least 4 mA current. It is not recommended to use such pin as input function.

An "**Open Drain**" pin means it can sink at least 4 mA current but only drive a small current (<20  $\mu$ A). It can be used as input or output function and typically needs an external pull up resistor.

An 8051 standard pin is a "**Pseudo Open Drain**" pin. It can sink at least 4 mA current when output is at low level, and drives at least 4 mA current for 1~2 clock cycle when output transits from low to high, then keeps driving a small current (<20  $\mu$ A) to maintain the pin at high level. It can be used as input or output function.



*Note2:* for the necessary SFR setting above, LCD/LED pin has the highest priority. Therefore, if a pin is not used for Segment (ex: pin is I/O, ADC, TK, and SPI...), S/W must disable the LCD/LED function.

SFR 90h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

90h.7~0 **P1:** Port1 data

SFR A0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	1	1

A0h.1~0 **P2.7~P2.0:** P2.7~P2.0 data

SFR B0h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

B0h.7~0 **P3:** Port1 data

SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKCON	SCKTYPE	FCKTYPE	STPSCK	STPPCK	STPFCK	SELFCK	CLK	PSC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/	W
Reset	0	0	1	0	0	0	1	1

D8h.7 SCKTYPE: Set 1 to enable P2.0 and P2.1 pin's crystal oscillation mode

D8h.6 FCKTYPE: Set 1 to enable P2.0 and P2.1 pin's crystal oscillation mode



SFR A2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
P1MODL	P1M			OD2		10D1	-	OD0		
R/W	R/			W		/W		W		
Reset	0	1	0	1	0	1	0	1		
A2h.7~6	<b>P1MOD3:</b> P	1.3 pin contr	ol							
	00: Mode0	-								
	01: Mode1	: Mode1								
	10: Mode2									
	11: Mode3,	: Mode3, P1.3 is ADC input								
A2h.5~4	<b>P1MOD2:</b> P	<b>IOD2:</b> P1.2 pin control								
	00: Mode0	•								
	01: Mode1									
	10: Mode2									
	11: Mode3,	P1.2 is ADC	C input							
A2h.3~2	<b>P1MOD1:</b> P	1.1 pin contr	ol							
	00: Mode0									
	01: Mode1									
	10: Mode2									
	11: Mode3,	P1.1 is ADC	C input							
A2h.1~0	<b>P1MOD0:</b> P	1.0 pin contr	ol							
	00: Mode0									
	01: Mode1									
	10: Mode2									
	11: Mode3,	P1.0 is ADC	C input							
				1	1	1		1		
SFR A3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
P1MODH	P1M	OD7		OD6		IOD5	P1M	OD4		

SFR A3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1MODH	P1M	OD7	P1M	OD6	P1M	OD5	P1M	OD4
R/W	R/	W	R/	R/W		R/W		W
Reset	0	1	0	1	0	1	0	1

A3h.7~6 P1MOD7: P1.7 pin control

- 00: Mode0
  - 01: Mode1

10: Mode2

11: Mode3,

- A3h.5~4 P1MOD6: P1.6 pin control
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3,

A3h.3~2 P1MOD5: P1.5 pin control.

### 00: Mode0

01: Mode1

- 10: Mode2
- 11: Mode3, P1.5 is ADC input

# A3h.1~0 **P1MOD4:** P1.4 pin control.

- 00: Mode0
- 01: Mode1
- 10: Mode2
- 11: Mode3, P1.4 is ADC input



SFR A4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3MODL	P3M	OD3	P3M	IOD2	P3M	IOD1	P3M	IOD0
R/W	R/W		R/W		R/W		R/W	
Reset	0	1	0	1	0	1	0	1
A4h.7~6	<b>P3MOD3:</b> P	3.3 pin contr	ol					
	00: Mode0							
	01: Mode1							
	10: Mode2							
	11: Mode3,	P3.3 is ADO	C input					
A4h.5~4	<b>P3MOD2:</b> P	3.2 pin contr	ol					
	00: Mode0	-						
	01: Mode1							
	10: Mode2							
	11: Mode3,	P3.2 is ADC	C input					
A4h.3~2	<b>P3MOD1:</b> P	3.1 pin contr	ol.					
	00: Mode0							
	01: Mode1							
	10: Mode2							
	11: Mode3,	P3.1 is ADC	C input					
A4h.1~0	<b>P3MOD0:</b> P	3.0 pin contr	ol.					
	00: Mode0							
	01: Mode1							
	10: Mode2							
	11: Mode3,	P3.0 is ADC	C input					
SFR A5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D2MODU	D2M	007	D2M	IOD6	D2M	1005	D21/	

SFR A5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3MODH	P3M	OD7	P3M	OD6	P3M	OD5	P3M	OD4
R/W	R/	W	R/	R/W		R/W		W
Reset	0	0	0	1	0	1	0	1

A5h.7~6 **P3MOD7:** P3.7 pin control

- 00: Mode0
  - 01: Mode1
  - 10: Mode2

11: Mode3

A5h.5~4 **P3MOD6:** P3.6 pin control

- 00: Mode0
  - 01: Model

  - 10: Mode2
  - 11: Mode3
- A5h.3~2 P3MOD5: P3.5 pin control
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: Mode3

#### A5h.1~0 P3MOD4: P3.4 pin control

- 00: Mode0
- 01: Mode1
- 10: Mode2
- 11: Mode3



SFR <b>93h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2MOD	_	_	—	_	P2M	OD1	P2M	OD0
R/W	_	—	—	—	R/	W	R/	W
Reset	_	—	—	—	0	1	0	1

93h.3~2 **P2MOD1:** P2.1 pin control

- 00: Mode0
- 01: Mode1
- 10: Mode2
- 11: not defined
- 93h.1~0 **P2MOD0:** P2.0 pin control
  - 00: Mode0
  - 01: Mode1
  - 10: Mode2
  - 11: not defined

SFR A6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PINMOD	_	I2CSEL	TCOE	T2OE	_	_	_	TOOE
R/W	_	R/W	R/W	R/W	_	_	_	R/W
Reset	_	0	0	0			_	0

A6h.5 TCOE: System clock signal output (CKO) control
0: Disable "System clock divided by 2" output to P1.4 pin
1: Enable "System clock divided by 2" output to P1.4 pin
A6h.4 T2OE: Timer2 signal output (T2O) control
0: Disable "Timer2 overflow divided by 2" output to P1.0 pin
1: Enable "Timer2 overflow divided by 2" output to P1.0 pin
A6h.0 TOOE: Timer0 signal output (T0O) control
0: Disable "Timer0 overflow divided by 4" output to P2.4 pin

0: Disable "Timer0 overflow divided by 64" output to P3.4 pin

1: Enable "Timer0 overflow divided by 64" output to P3.4 pin

SFR B1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LEDCON	LEI	DEN	LED	PSC	LEDHOLD		LEDBRIT	
R/W	R/	W	R/	W	R/W		R/W	
Reset	0	0	0	0	0	1	0	0

B1h.7~6 **LEDEN:** LED BiD matrix mode

00: LED BiD matrix mode disable

01: LED 1/8 duty (COM0~3, SEG0~3), the LED pins' state will be controlled automatically 10: LED 1/9 duty (COM0~3, SEG0~4), the LED pins' state will be controlled automatically 11: LED 1/10 duty (COM0~3, SEG0~5), the LED pins' state will be controlled automatically

SPCONSPENMSTRCPOLCPHASSDISLSBFSPCRR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/W	SFR BCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	SPCON	SPEN	IVIN I K		CPHA	SSDIS	LSBF	SP	CR
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/	W
Reset 0 0 0 0 0 0 0 0 0 0 0	Reset	0	0	0	0	0	0	0	0

BCh.7 SPEN: SPI enable

0: SPI disable

1: SPI enable

BCh.3 SSDIS: SS pin disable

0: Enable SS pin

1: Disable SS pin



SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WE	DTE	PWRSAV	VBGOUT	DIV32	IAF	PΤΕ	MULDIV16
R/W	R/W	R/W	R/W	R/W	R/W	R/	W	R/W
Reset	0	0	0	0	0	0	0	0

F7h.4 **VBGOUT:** Bandgap voltage output control

0: Disable

1: Bandgap voltage output to P3.2 pin, The additional condition VBGEN=1 (AEh.1) should be set.

SFR 9Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWMOE	PWM1IE	<b>PWM0IE</b>		_		PWM2OE	PWM10E	PWM00E
R/W	R/W	R/W		_		R/W	R/W	R/W
Reset	0	0		_		0	0	0

9Eh.2 **PWM2OE:** PWM2 control

0: PWM2 disable

1: PWM2 enable and signal output to P1.6

9Eh.1 **PWM10E:** PWM1 control


0: PWM1 disable

1: PWM1 enable and signal output to P1.3

9Eh. 0 **PWM0OE:** PWM0 control

0: PWM0 disable

1: PWM0 enable and signal output to P1.2



### 7.2 Port0

These pins are shared with TK, ADC and LCD/LED. If a Port0 is defined as I/O pin, it can be used as CMOS push-pull output or Schmitt-trigger input. The pin's pull up function is enable while SFR bit POOE.n=0 and PO.n=1.

Port0 pin function	P0OE.n	P0.n SFR data	Pin State	Resistor Pull-up	Digital Input
Innut	0	0	Hi-Z	Ν	Y
Input	0	1	Pull-up	Y	Y
CMOS Quitaut	1	0	Drive Low	Ν	Ν
CMOS Output	1	1	Drive High	Ν	Ν

**Port0 Pin Function Table** 

Pin Name	Wake-up	ADC	TK	LCD	LED BiD	LED Dot
P0.7		AD12	TK19	LCDC7		
P0.6		AD14	TK18	LCDC6		
P0.5		AD13	TK17	LCDC5		
P0.4			TK16	LCDC4		
P0.3			CLD	LCDC3	LEDC3	LED3
P0.2				LCDC2	LEDC2	LED2
P0.1				LCDC1	LEDC1	LED1
P0.0				LCDC0	LEDC0	LED0


#### **Port0 multi-function Table**

The necessary SFR setting for Port0 pin's alternative function is list below.


Alternative Function	PxOE.n	Px.n SFR data	Pin State	other necessary SFR setting
LEDC0~ LEDC3	Х	Х	LED Bdi matrix mode Output	LEDCON
LED0~ LED3	Х	Х	LED Dot matrix mode Output	LEDCON3
LCDC0~ LCDC7	Х	Х	1/2 Bias Output	POLOE
AD12~AD14	Х	Х	ADC Channel	POADIE
CLD	0	0	Touch Key Capacitor Connection	
TK16~TK19	0	0	Touch Key (CMOS output high)	TKCHS

Mode Setting for Port0 Alternative Function Table

*Note: POLOE and POADIE have higher priority than POOE.* 







**P0.7 Pin Structure** 

SFR 80h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PO	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

80h.7~0 **P0:** Port0 data, also controls the P0.n pin's pull-up function. If the P0.n SFR data is "1" and the corresponding P0OE.n = 0 (input mode), the pull-up is enabled.

SFR <b>91h</b>	DIL /	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0								
POOE		POOE								
R/W	R/W									
Reset	0 0 0 0 0 0 0 0									

91h.7~0 **POOE:** Port0 CMOS Push-Pull output enable control

0: Disable

1: Enable

SFR <b>92h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
POLOE				POL	.OE				
R/W		R/W							
Reset	0	0 0 0 0 0 0 0 0							

92h.7~0 **POLOE:** Port0 LCD 1/2 bias output enable control

0: Disable

1: Enable



SFR AFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
POADIE		POADIE		—	_	—	—	_
R/W	R/W			—	—	_	_	—
Reset	0	0	0	—	—	—	—	—

AFh.7~5 **P0ADIE:** ADC channel input Enable

000: P0.7~P0.5 are digital input

1xx: P0.7 is ADC input

x1x: P0.6 is ADC input

xx1: P0.5 is ADC input

SFR <b>B1h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LEDCON	LEI	DEN	LEDPSC		LEDHOLD		LEDBRIT	
R/W	R/W		R/	W	R/W		R/W	
Reset	0	0	0	0	0	1	0	0


B1h.7~6 **LEDEN:** LED BiD matrix mode Enable

00: LED BiD matrix mode disable

01: LED 1/8 duty (COM0~3, SEG0~3), the LED pins' state will be controlled automatically

10: LED 1/9 duty (COM0~3, SEG0~4), the LED pins' state will be controlled automatically

11: LED 1/10 duty (COM0~3, SEG0~5) , the LED pins' state will be controlled automatically




### 8. Timers

Timer0, Timer1 and Timer2 are provided as standard 8051 compatible timer/counter. Compare to the traditional 12T 8051, the Chip's Timer0/1/2 use 2 System clock cycle as the time base unit. That is, in timer mode, these timers increase at every "2 System clock" rate; in counter mode, T0/T1/T2 pin input pulse must be wider than 2 System clock to be seen by this device. In addition to the standard 8051 timers function. The T0O pin can output the "Timer0 overflow divided by 64" signal, and the T2O pin can output the "Timer2 overflow divided by 2" signal. Timer3 is provided for a real-time clock count, when its time base is SXT.

### 8.1 Timer0 / Timer1

TCON and TMOD are used to set the mode of operation and to control the running and interrupt generation of the Timer0/1, with the timer/counter values stored in two pairs of 8-bit registers (TL0, TH0, and TL1, TH1).



#### **Timer0 and Timer1 Structure**

SFR 88h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
88h.7	TF1: Timer1	overflow fla	ag						
	Set by H/W	when Time	r/Counter 1 c	overflows					
	Cleared by	Cleared by H/W when CPU vectors into the interrupt service routine.							
88h.6	<b>FR1:</b> Timer1 run control								
	0: Timer1 stops								
	1: Timer1 runs								
88h.5	TF0: Timer(	) overflow fla	ng						
	Set by H/W	when Time	r/Counter 0 c	overflows					
	Cleared by	H/W when C	CPU vectors i	into the interi	upt service r	outine.			
88h.4	TR0: Timer(	) run control							
	0: Timer0 s	stops							

1: Timer0 runs



SFR <b>89h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TMOD	GATE1CT1NTMOD1GATE0CT0NTMOD0R/WR/WR/WR/WR/WR/W									
R/W	R/W	R/W	R/	R/W R/W R/W						
Reset	0	0	0	0	0	0	0	0		
89h.7	GATE1: Tir	ner1 gating c	ontrol bit							
	0: Timer1 e	enable when '	FR1 bit is set	t						
	1: Timer1 enable only while the INT1 pin is high and TR1 bit is set									
89h.6	CT1N: Time	er1 Counter/7	Timer select b	oit						
	0: Timer mode, Timer1 data increases at 2 System clock cycle rate									
	1: Counter mode, Timer1 data increases at T1 pin's negative edge									
89h.5~4	TMOD1: Timer1 mode select									
	00: 13-bit timer/counter									
	01: 16-bit timer/counter									
	10: 8-bit auto-reload timer/counter (TL1). Reloaded from TH1 at overflow.									
	11: Timer1	stops								
89h.3	GATE0: Tir	ner0 gating c	ontrol bit							
	0: Timer0 e	enable when '	FR0 bit is set	t						
	1: Timer0 e	enable only w	hile the INT	0 pin is high	and TR0 bit	is set				
89h.2	CT0N: Time	er0 Counter/7	Timer select h	oit						
	0: Timer m	ode, Timer0	data increase	es at 2 System	n clock cycle	rate				
	1: Counter	mode, Timer	0 data increa	ses at T0 pin	's negative e	dge				
89h.1~0	TMOD0: Ti	mer0 mode s	elect							
	00: 13-bit t	imer/counter								
	01: 16-bit t	imer/counter								
	10: 8-bit au	to-reload tim	er/counter (7	TL0). Reload	ed from TH0	at overflow.				
	11: TL0 is a	an 8-bit time	r/counter. TH	IO is an 8-bit	timer/counte	r using Time	r1's TR1 and	TF1 bits.		

SFR 8Ah	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TL0				TI	_0				
R/W		R/W							
Reset	0	0 0 0 0 0 0 0 0							

8Ah.7~0 **TL0:** Timer0 data low byte

SFR 8Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TL1				TI	21					
R/W		R/W								
Reset	0	0 0 0 0 0 0 0 0								
0D1 7 0	TT 1. Times									

8Bh.7~0 TL1: Timer1 data low byte

SFR 8Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
TH0		ТНО								
R/W		R/W								
Reset	0	0 0 0 0 0 0 0 0								
8Ch 7 0	TUO. Timor	FUO. TimerO date high hyte								

8Ch.7~0 **TH0:** Timer0 data high byte

TH1 TH1								
	TH1							
R/W R/W								
Reset         0 <th>0</th>	0							


8Dh.7~0 **TH1:** Timer1 data high byte

*Note:* See also Chapter 6 for more information on Timer0/1 interrupt enable and priority. *Note:* See also Chapter 7 for details on TOO pin output settings.



# 8.2 Timer2

Timer2 is controlled through the TCON2 register with the low and high bytes of Timer/Counter2 stored in TL2 and TH2 and the low and high bytes of the Timer2 reload/capture registers stored in RCAP2L and RCAP2H.



#### Timer2 Structure

SFR C8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2N	CPRL2N			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
C8h.7	TF2: Timer2	2 overflow fla	ag								
	Set by H/W by S/W.	when Time	r/Counter 2 c	overflows unl	ess RCLK=1	or TCLK=1	. This bit m	ust be cleared			
C8h.6	EXF2: T2EX	K interrupt pi	n falling edg	e flag							
		capture or a ared by S/W		sed by a neg	ative transitio	on on T2EX	pin if EXEN	12=1. This bit			
C8h.5	RCLK: UAI	RT receive cl	lock control b	oit							
	0: Use Tim	0: Use Timer1 overflow as receive clock for serial port in mode 1 or 3									
	1: Use Tim	1: Use Timer2 overflow as receive clock for serial port in mode 1 or 3									
C8h.4	TCLK: UAH	<b>FCLK:</b> UART transmit clock control bit									
	0: Use Tim	0: Use Timer1 overflow as transmit clock for serial port in mode 1 or 3									
	1: Use Tim	er2 overflow	as transmit c	clock for series	al port in mo	te 1 or 3					
C8h.3	EXEN2: T2	-	e								
	0: T2EX pi										
	1: T2EX pi if RCLK=T		cause a captu	re or reload v	when a negat	ive transition	on T2EX p	in is detected			
C8h.2	TR2: Timer2	2 run control									
	0: Timer2 s	-									
	1: Timer2 r	runs									
C8h.1	CT2N: Time	er2 Counter/7	Fimer select b	oit							
			data increase	•	•						
			2 data increa	-	's negative e	dge					
C8h.0	CPRL2N: T	-									
					-		-	if EXEN2=1.			
	-	-	e on negative		-						
	If RCLK=1	or TCLK=1	, CPRL2N is	ignored and	timer is force	ed to auto-rel	load on Time	er2 overflow.			



SFR CAh	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0								
RCP2L				RC	P2L					
R/W		R/W								
Reset	0	0 0 0 0 0 0 0 0								
C 41 7 0	DODAL T									

CAh.7~0 RCP2L: Timer2 reload/capture data low byte

SFR CBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
RCP2H		RCP2H							
R/W		R/W							
Reset	0	0 0 0 0 0 0 0 0							

CBh.7~0 RCP2H: Timer2 reload/capture data high byte

SFR CCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
TL2		TL2							
R/W		R/W							
Reset	0	0	0	0	0	0	0	0	

CCh.7~0 **TL2:** Timer2 data low byte

SFR CDh	Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0								
TH2				TI	H2					
R/W		R/W								
Reset	0	0 0 0 0 0 0 0 0								

CDh.7~0 **TH2:** Timer2 data high byte

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	LVRPD	T2SEL	T1SEL	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F8h.2 T2SEL: Timer2 counter mode (CT2N=1) input select
0: P1.0 (T2) pin (8051standard)
1:Slow clock divide by 16 (SLOWCLK/16)
F8h.1 T1SEL: Timer1 counter mode (CT1N=1) input select

F8h.1 T1SEL: Timer1 counter mode (CT1N=1) input select
0: P3.5 (T1) pin (8051 standard)
1: Slow clock divide by 16 (SLOWCLK/16)

*Note:* See also Chapter 6 for more information on Timer2 interrupt enable and priority. *Note:* See also Chapter 7 for details on T2O pin output settings.



# 8.3 Timer3

Timer3 works as a time-base counter, which generates interrupts periodically. It generates an interrupt flag (TF3) with the clock divided by 32768, 16384, 8192, or 128 depending on the TM3PSC SFR. The Timer3 clock source is Slow clock (SRC or SXT). This is ideal for real-time-clock (RTC) functionality when the clock source is SXT.

SFR 94h	Bit 7	Bit 6	Bit 5 Bit 4		Bit 3	Bit 2	Bit 1	Bit 0
OPTION	UART1W	_	WDTPSC		ADCKS		TM3PSC	
R/W	R/W	_	R/	R/W		R/W		W
Reset	0	_	0	0	0	0	0	0

94h.1~0 **TM3PSC:** Timer3 Interrupt rate

00: Timer3 Interrupt rate is 32768 Slow clock cycle

01: Timer3 Interrupt rate is 16384 Slow clock cycle

10: Timer3 Interrupt rate is 8192 Slow clock cycle

11: Timer3 Interrupt rate is 128 Slow clock cycle

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LVDIF		TKIF	ADIF	_	_	P1IF	TF3
R/W	R		R/W	R/W	_	_	R/W	R/W
Reset	_		0	0	—	—	0	0

95h.0 **TF3:** Timer3 Interrupt Flag

Set by H/W when Timer3 reaches TM3PSC setting cycles. Cleared automatically when the program performs the interrupt service routine. S/W can write FEh to INTFLG to clear this bit. (*Note1*)

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	LVRPD	T2SEL	T1SEL	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F8h.6 **CLRTM3:** Set 1 to clear Timer3, H/W auto clear it at next clock cycle.

Note: also refer to Section 6 for more information about Timer3 Interrupt enable and priority.

### 8.4 T0O and T2O Output Control

This device can generate various frequency waveform pin output (in CMOS or Open-Drain format) for Buzzer. The TOO and T2O waveform is divided by Timer0/Timer2 overflow signal. The TOO waveform is Timer0 overflow divided by 64, and T2O waveform is Timer2 overflow divided by 2. User can control their frequency by Timers auto reload speed. Set TOOE and T2OE SFRs can output these waveforms.

PINMOD – I2CSEL TCOE T2OE – – –	TOOE
R/W – R/W R/W – – – –	R/W
Reset – 0 0 0 – – –	0

A6h.4 **T2OE:** Timer2 signal output (T2O) control

0: Disable Timer2 overflow divided by 2 output to P1.0

1: Enable Timer2 overflow divided by 2 output to P1.0

A6h.0 **T0OE:** Timer0 signal output (T0O) control

0: Disable Timer0 overflow divided by 64 output to P3.4

1: Enable Timer0 overflow divided by 64 output to P3.4



# 9. UARTs

This Chip has two UARTs, UART1 and UART2.

The **UART1** uses SCON and SBUF SFRs. SCON is the control register, SBUF is the data register. Data is written to SBUF for transmission and SBUF is read to obtain received data. The received data and transmitted data registers are completely independent. In addition to standard 8051's full duplex mode, this chip also provides one wire mode. If the UART1W bit is set, both transmit and receive data use P3.1 pin.

The UART2 uses SCON2 and SBUF2 SFRs. SCON2 is the control register, SBUF2 is the data register. Data is written to SBUF2 for transmission and SBUF2 is read to obtain received data. The received data and transmitted data registers are completely independent. The UART2 supports most of the functions of UART, but it does not support Mode0 and Mode2, it also does not support Timer2 and one wire UART mode. On other hand, the option of SMOD is not use for UART2. UART2 double baud rate is always enabled.

SFR <b>87h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PCON	SMOD	—	—	_	GF1	GF0	PD	IDL
R/W	R/W	—	—	_	R/W	R/W	R/W	R/W
Reset	0	_	_		0	0	0	0

87h.7 **SMOD:** UART1 double baud rate control bit

0: Disable UART1 double baud rate

1: Enable UART1 double baud rate

SFR 94h	Bit 7	Bit 6	Bit 5 Bit 4		Bit 3 Bit 2		Bit 1 Bit 0	
OPTION	UART1W	_	WDTPSC		ADCKS		TM3PSC	
R/W	R/W	_	R/W		R/W		R/W	
Reset	0	_	0	0	0	0	0	0

94h.7 UART1W: One wire UART1 mode enable, both TXD/RXD use P3.1 pin

0: Disable one wire UART1 mode

1: Enable one wire UART1 mode



SFR <b>98h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
		SM1	SM2	REN	TB8	RB8	TI	RI		
SCON R/W	SM0 R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
98h.7~6	SM0,SM1: U		•							
		00: Mode0: 8 bit shift register, Baud Rate=F <sub>SYSCLK</sub> /2								
		01: Mode1: 8 bit UART1, Baud Rate is variable								
	10: Mode2: 9 bit UART1, Baud Rate=F <sub>SYSCLK</sub> /32 or/64									
	11: Mode3: 9 bit UART1, Baud Rate is variable									
98h.5	SM2: UART1 Serial port mode select bit 2									
	SM2 enables multiprocessor communication over a single serial line and modifies the above as									
	follows. In Modes 2 & 3, if SM2 is set then the received interrupt will not be generated if the									
	received ninth data bit is 0. In Mode 1, the received interrupt will not be generated unless a valid									
	stop bit is received. In Mode 0, SM2 should be 0.									
98h.4	REN: UART	[1 reception	enable							
	0: Disable 1	reception								
	1: Enable re	eception								
98h.3	TB8: UART	1 Transmit E	Bit 8, the nint	h bit to be tra	nsmitted in N	Mode 2 and 3	;			
98h.2	RB8: UART	1 Receive B	it 8. contains	the ninth bit	that was rece	eived in Mod	e 2 and 3 or 1	the stop bit is		
<i>y</i> 0111 <u>2</u>	Mode 1 if SN							stop on is		
98h.1	TI: UART1	Transmit inte	errunt flag							
<i>y</i> on <i>n</i>			1 0	oit in Mode (	or at the be	ginning of th	e stop bit in	other modes.		
	•	ared by S/W	0		, of at the be	ginning of th	le stop on m	other modes.		
98h.0	RI: UART1	2								
2011.0			1 0	hit in Mode	0 or at the	sampling poi	nt of the stor	bit in other		
		st be cleared		on in woode	o, or at the	sampning por	in or the stop			
	110405.1114	st se cleared	0,0,11.							
SFR <b>99h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
51 IC // II		DRO	Dire	5.0	DRU	D11 2	D10 1	DICO		

SFR <b>99h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SBUF		SBUF						
R/W				R/	W			
Reset	-	—	—	—	_	—	-	—

<sup>99</sup>h.7~0 **SBUF:** UART1 transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the paths are independent.



SFR 8Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SCON2	SM			REN2	TB82	RB82	TI2	RI2			
R/W	R/W			R/W	R/W	R/W	R/W	R/W			
Reset	0			0	0	0	0	0			
8Eh.7	SM: UART2	M: UART2 Serial port mode select bit									
	0: Mode1:	0: Mode1: 8 bit UART2, Baud Rate is variable									
	1: Mode3:	9 bit UART2	, Baud Rate i	is variable							
	(UART2 d	(UART2 does not support Mode0/Mode2)									
8Eh.4	REN2: UAR	EN2: UART2 reception enable									
	0: Disable	reception									
	1: Enable r	eception									
8Eh.3	<b>TB82:</b> UAR	T2 Transmit	Bit 8, the nin	th bit to be th	ansmitted in	Mode 3					
8Eh.2	<b>RB82:</b> UAR	T2 Receive I	Bit 8, contain	s the ninth bi	t that was rea	ceived in Mo	de3				
8Eh.1	TI2: UART2	2 Transmit in	terrupt flag								
			1 0	top bit in Mo	de 1 & 3. Mi	ist be cleared	by S/W.				
8Eh.0	RI2: UART	e	e	-			÷				
			1 0	the stop bit in	n Mode 1 & 3	3. Must be cle	eared by S/W				

SFR 8Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
SBUF2				SBU	JF2					
R/W				R/	W					
Reset	-	—								

8Fh.7~0 **SBUF2:** UART2 transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the paths are independent.

SFR A8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IE	EA	_	ET2	ES	ET1	EX1	ET0	EX0
R/W	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	_	0	0	0	0	0	0

A8h.4 **ES:** Serial Port (UART1) interrupt enable 0: Disable Serial Port (UART1) interrupt 1: Enable Serial Port (UART1) interrupt

F<sub>SYSCLK</sub> denotes System clock frequency, the UART baud rate is calculated as below.

- Mode 0: (UART2 invalid) Baud Rate=F<sub>SYSCLK</sub>/2
- Mode 1, 3: if using Timer1 auto reload mode Baud Rate= (SMOD + 1) x F<sub>SYSCLK</sub>/ (32 x 2 x (256 – TH1))
- Mode 1, 3: if using Timer2 (UART2 invalid) Baud Rate=Timer2 overflow rate/16 = F<sub>SYSCLK</sub>/ (32 x (65536 – RCP2H, RCP2L))
- Mode 2: (UART2 invalid) Baud Rate= (SMOD + 1) x F<sub>SYSCLK</sub>/64

*Note:* also refer to Section 6 for more information about UART Interrupt enable and priority. *Note:* also refer to Section 8 for more information about how Timer2 controls UART clock.



#### **10. PWMs**

#### 10.1 16-bit PWM


The Chip has three independent 16-bit PWM modules PWM0, PWM1 and PWM2. PWM0~2 have the same operation structure. The following takes PWM0 as an example for description. The PWM can generate varies frequency waveform with 65536 duty resolution on the basis of the PWM clock. The PWM clock can select FRC double frequency (FRC x 2), FRC or  $F_{SYSCLK}$  as its clock source.

The pin mode SFR controls the PWM output waveform format. Model makes the PWM open drain output and Mode2 makes the PWM CMOS push-pull output. (*see section 7*)

The 16-bit PWM0PRD, PWM0D registers all have a low byte and high byte structure. The high bytes can be directly accessed, but the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to notes is that data transfer to and from the 8-bit buffer and its related low byte only takes place when write or read operation to its corresponding high bytes is executed. *Briefly speaking, write low byte first and then high byte; read high byte first and then low byte*.

The PWM00E bit is used to select the output to PWM0. If PWM00E are cleared, the PWM0 will be cleared and stopped, otherwise the PWM0 is running. The PWM0CLR bit has the same function. When PWM0CLR bit is set, the PWM0 will be cleared and held, otherwise the PWM0 is running. The PWM0 structure is shown as follow. The PWM0 duty cycle can be changed by writing to PWM0DH and PWM0DL. The PWM0 output signal resets to a low level whenever the 16-bit base counter matches the 16-bit PWM0 duty register {PWM0DH, PWM0DL}. The PWM0 period can be set by writing the period value to the PWM0PRDH and PWM0PRDL registers. After writing the PWM0D or PWM0PRD register, the new values will immediately save to their own buffer. H/W will update these values at the end of current period or while PWM0 is cleared. PWM0~2 has a corresponding interrupt flag, and an interrupt flag is generated at the end of the period.

PWMxDH, PWMxDL, PWMxPRDH or PWMxPRDL is a 16-bit operation, and the program should avoid interrupts when writing and reading the high byte and low byte. If you are reading and writing these 16-bit SFRs in the meantime an interrupt occurs. And these SFRs are read and written in the interrupt. It is easy to cause read and write errors. For the 16-bit PWM period and duty to read and write, it is recommended to update the data only in the main program, or update the data only in the interrupt to avoid possible errors.



**PWM0 Structure** 



	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTPWM	_	_	_	_	_	PWM2IF	PWM1IF	PWM0IF
R/W	_	_	_		_	R/W	R/W	R/W
Reset	_	_	_	_	_	0	0	0
86h.2	PWM2IF:				1	1		
		te 0 to clear it	;					
	1: Set by H	W at the end	l of the perio	d				
86h.1	PWM1IF:							
	0: S/W writ	te 0 to clear it						
	1: Set by H	/W at the end	of the perio	d				
86h.0	PWM0IF:							
	0: S/W writ	te 0 to clear it						
	1: Set by H	/W at the end	of the perio	d				
	•		-					
SFR 9Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWMOE	PWM1IE	PWM0IE	_	_	_	PWM2OE	PWM1OE	PWM00
R/W	R/W	R/W		—		R/W	R/W	R/W
Reset	0	0	_	_	_	0	0	0
9Eh.7	PWM1IE: F	WM1 Interru	ıpt Enable					
	0: disable							
	1: enable (n	ote: PWMIE	must be 1 at	the same tin	ne to genera	ate PWM inter	rupt)	
9Eh.6	PWM0IE: F	WM0 Interru	ıpt Enable					
	0: disable							
		note: PWMIE	must be 1 at	the same tin	ne to genera	ate PWM inter	rupt)	
9Eh.2		note: PWMIE	must be 1 at	the same tin	ne to genera	ate PWM inter	rupt)	
9Eh.2	1: enable (n	note: PWMIE 1: PWM2 en			-	ate PWM inter	rupt)	
	1: enable (n PWM2OE:				-	ate PWM inter	rupt)	
	1: enable (n PWM2OE: 0: disable PWM1OE:		able and sig	nal output to	P1.6 pin	ate PWM inter	rupt)	
9Eh.1	1: enable (n PWM2OE: 0: disable PWM1OE:	1: PWM2 en	able and sig	nal output to	P1.6 pin	ate PWM inter	rupt)	
9Eh.1	1: enable (m PWM2OE: 0: disable PWM1OE: 0: disable PWM0OE:	1: PWM2 en 1: PWM1 en	able and signable and signable and signable	nal output to nal output to	P1.6 pin P1.3 pin	ate PWM inter	rupt)	
9Eh.1	1: enable (n PWM2OE: 0: disable PWM1OE: 0: disable	1: PWM2 en	able and signable and signable and signable	nal output to nal output to	P1.6 pin P1.3 pin	ate PWM inter	rupt)	
9Eh.1	1: enable (m PWM2OE: 0: disable PWM1OE: 0: disable PWM0OE:	1: PWM2 en 1: PWM1 en	able and signable and signable and signable	nal output to nal output to	P1.6 pin P1.3 pin	tte PWM inter	rupt) Bit 1	Bit 0
9Eh.1 9Eh.0 SFR <b>9Fh</b>	1: enable (m PWM2OE: 0: disable PWM1OE: 0: disable PWM0OE: 0: disable	1: PWM2 en 1: PWM1 en 1: PWM0 en	able and signable	nal output to nal output to nal output to	P1.6 pin P1.3 pin P1.2 pin	Bit 2		
9Eh.1 9Eh.0 SFR <b>9Fh</b>	1: enable (m PWM2OE: 0: disable PWM1OE: 0: disable PWM0OE: 0: disable Bit 7	1: PWM2 en 1: PWM1 en 1: PWM0 en	able and signable	nal output to nal output to nal output to	P1.6 pin P1.3 pin P1.2 pin Bit 3	Bit 2	Bit 1	
9Eh.1 9Eh.0 SFR 9Fh PWMCLR	1: enable (m PWM2OE: 0: disable PWM1OE: 0: disable PWM0OE: 0: disable Bit 7 PWM2IE	1: PWM2 en 1: PWM1 en 1: PWM0 en	able and signable	nal output to nal output to nal output to	P1.6 pin P1.3 pin P1.2 pin Bit 3	Bit 2 PWM2CLR	Bit 1 PWM1CLR	PWM0CL
9Eh.1 9Eh.0 SFR 9Fh PWMCLR R/W Reset	1: enable (m PWM2OE: 0: disable PWM1OE: 0: disable PWM0OE: 0: disable Bit 7 PWM2IE R/W	1: PWM2 en 1: PWM1 en 1: PWM0 en Bit 6 	able and signable and signable and signable and signable and signable Bit 5	nal output to nal output to nal output to	P1.6 pin P1.3 pin P1.2 pin Bit 3	Bit 2 PWM2CLR R/W	Bit 1 PWM1CLR R/W	PWM0CL R/W
9Eh.1 9Eh.0 SFR 9Fh PWMCLR R/W Reset	1: enable (m PWM2OE: 0: disable PWM1OE: 0: disable PWM0OE: 0: disable Bit 7 PWM2IE R/W 0	1: PWM2 en 1: PWM1 en 1: PWM0 en Bit 6 	able and signable and signable and signable and signable and signable Bit 5	nal output to nal output to nal output to	P1.6 pin P1.3 pin P1.2 pin Bit 3	Bit 2 PWM2CLR R/W	Bit 1 PWM1CLR R/W	PWM0CL R/W
9Eh.1 9Eh.0 SFR 9Fh PWMCLR R/W Reset	1: enable (m <b>PWM2OE:</b> 0: disable <b>PWM1OE:</b> 0: disable <b>PWM0OE:</b> 0: disable Bit 7 PWM2IE R/W 0 <b>PWM2IE:</b> F 0: disable	1: PWM2 en 1: PWM1 en 1: PWM0 en Bit 6 - - - - - - - - - - - - -	able and signable	nal output to nal output to nal output to Bit 4 – –	P1.6 pin P1.3 pin P1.2 pin Bit 3 	Bit 2 PWM2CLR R/W	Bit 1 PWM1CLR R/W 0	PWM0CL R/W
9Eh.1 9Eh.0 SFR 9Fh PWMCLR R/W Reset 9Fh.7	1: enable (m <b>PWM2OE:</b> 0: disable <b>PWM1OE:</b> 0: disable <b>PWM0OE:</b> 0: disable Bit 7 PWM2IE R/W 0 <b>PWM2IE:</b> F 0: disable	1: PWM2 en 1: PWM1 en 1: PWM0 en Bit 6 - - PWM2 Interru- note: PWMIE	able and signable	nal output to nal output to nal output to Bit 4 – –	P1.6 pin P1.3 pin P1.2 pin Bit 3 	Bit 2 PWM2CLR R/W 0	Bit 1 PWM1CLR R/W 0	PWM0CL R/W
9Eh.1 9Eh.0 SFR 9Fh PWMCLR R/W Reset 9Fh.7	1: enable (m PWM2OE: 0: disable PWM1OE: 0: disable PWM0OE: 0: disable Bit 7 PWM2IE R/W 0 PWM2IE: F 0: disable 1: enable (m PWM2CLR	1: PWM2 en 1: PWM1 en 1: PWM0 en Bit 6 - - PWM2 Interrunce note: PWMIE	able and signable	nal output to nal output to nal output to Bit 4 – – –	P1.6 pin P1.3 pin P1.2 pin Bit 3 — — — — — —	Bit 2 PWM2CLR R/W 0	Bit 1 PWM1CLR R/W 0	PWM0CI R/W
9Eh.1 9Eh.0 SFR 9Fh PWMCLR R/W Reset 9Fh.7 9Fh.2	1: enable (m PWM2OE: 0: disable PWM1OE: 0: disable PWM0OE: 0: disable Bit 7 PWM2IE R/W 0 PWM2IE: F 0: disable 1: enable (m PWM2CLR 0: PWM2 is	1: PWM2 en 1: PWM1 en 1: PWM0 en Bit 6 - - - PWM2 Interru note: PWMIE : s running 1:	able and signable	nal output to nal output to nal output to Bit 4 – –	P1.6 pin P1.3 pin P1.2 pin Bit 3 — — — — — —	Bit 2 PWM2CLR R/W 0	Bit 1 PWM1CLR R/W 0	PWM0CI R/W
9Eh.1 9Eh.0 SFR 9Fh PWMCLR R/W Reset 9Fh.7 9Fh.2	1: enable (m PWM2OE: 0: disable PWM1OE: 0: disable PWM0OE: 0: disable Bit 7 PWM2IE R/W 0 PWM2IE: F 0: disable 1: enable (m PWM2CLR 0: PWM2 is PWM1CLR	1: PWM2 en 1: PWM1 en 1: PWM0 en Bit 6 - - PWM2 Interru note: PWMIE : s running 1: :	able and sig able and sig able and sig <u>Bit 5</u> <u>–</u>             	nal output to nal output to nal output to Bit 4 — — — — = : the same tim leared and h	P1.6 pin P1.3 pin P1.2 pin Bit 3 — — — — — — — — —	Bit 2 PWM2CLR R/W 0	Bit 1 PWM1CLR R/W 0	PWM0CI R/W
9Eh.1 9Eh.0 SFR 9Fh PWMCLR R/W Reset 9Fh.7 9Fh.2	1: enable (m PWM2OE: 0: disable PWM1OE: 0: disable PWM0OE: 0: disable Bit 7 PWM2IE R/W 0 PWM2IE: F 0: disable 1: enable (m PWM2CLR 0: PWM2 is	1: PWM2 en 1: PWM1 en 1: PWM0 en Bit 6 - - PWM2 Interru note: PWMIE : s running 1: :	able and sig able and sig able and sig <u>Bit 5</u> <u>–</u>             	nal output to nal output to nal output to Bit 4 – – –	P1.6 pin P1.3 pin P1.2 pin Bit 3 — — — — — — — — —	Bit 2 PWM2CLR R/W 0	Bit 1 PWM1CLR R/W 0	PWM0CI R/W

9Fh.0 **PWM0CLR:** 

0: PWM0 is running 1: PWM0 is cleared and held



SFR A1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWMCON</b>			PWM	2CKS	PWM	1CKS	PWM	0CKS
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
Reset			1	0	1	0	1	0

A1h.5~4 **PWM2CKS:** PWM2 Clock source

00: F<sub>SYSCLK</sub>

01: F<sub>SYSCLK</sub>

10: FRC

11: FRC x 2

#### A1h.3~2 **PWM1CKS:** PWM1 Clock source

00: F<sub>SYSCLK</sub>

01: F<sub>SYSCLK</sub>

10: FRC

11: FRC x 2

#### A1h.1~0 **PWM0CKS:** PWM0 Clock source

00: F<sub>SYSCLK</sub>

01: F<sub>SYSCLK</sub>

10: FRC

11: FRC x 2

SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE1	PWMIE	I2CE	ES2	SPIE	ADTKIE	EXLVDIE	P1IE	TM3IE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

A9h.6 **PWMIE:** PWM0~2 interrupt enable

0: Disable PWM0~2 interrupt

1: Enable PWM0~2 interrupt



SFR D1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM0DH</b>		PWM0DH						
R/W				R/	W			
Reset	1	0	0	0	0	0	0	0

D1h.7~0 **PWM0DH:** PWM0 duty high byte write sequence: PWM0DL then PWM0DH read sequence: PWM0DH then PWM0DL

SFR D2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>PWM0DL</b>				PWN	10DL			
R/W				R/	W			
Reset	0	0	0	0	0	0	0	0

D2h.7~0 **PWM0DL:** PWM0 duty low byte write sequence: PWM0DL then PWM0DH read sequence: PWM0DH then PWM0DL

SFR D3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWM1DH		PWM1DH						
R/W				R/	W			
Reset	1	0	0	0	0	0	0	0
	DUNIIDII	DWD (1 1 /	1.1.1.					

D3h.7~0 **PWM1DH:** PWM1 duty high byte write sequence: PWM1DL then PWM1DH read sequence: PWM1DH then PWM1DL

SFR D4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWM1DL		PWM1DL						
R/W				R/	W			
Reset	0	0	0	0	0	0	0	0

D4h.7~0 **PWM1DL:** PWM1 duty low byte write sequence: PWM1DL then PWM1DH read sequence: PWM1DH then PWM1DL

SFR D5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWM2DH		PWM2DH						
R/W				R/	W			
Reset	1	0	0	0	0	0	0	0

D5h.7~0 **PWM2DH:** PWM2 duty high byte write sequence: PWM2DL then PWM2DH read sequence: PWM2DH then PWM2DL

SFR D6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWM2DL		PWM2DL							
R/W				R/	W				
Reset	0	0	0	0	0	0	0	0	

D6h.7~0 **PWM2DL:** PWM2 duty low byte write sequence: PWM2DL then PWM2DH read sequence: PWM2DH then PWM2DL



SFR D9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
<b>PWM0PRDH</b>				PWM(	PRDH				
R/W				R/	W				
Reset	1	1	1	1	1	1	1	1	

D9h.7~0 **PWM0PRDH:** PWM0 period high byte write sequence: PWM0PRDL then PWM0PRDH read sequence: PWM0PRDH then PWM0PRDL

SFR DAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
<b>PWM0PRDL</b>		PWM0PRDL							
R/W				R/	W				
Reset	1	1	1	1	1	1	1	1	

DAh.7~0 **PWM0PRDL:** PWM0 period low byte write sequence: PWM0PRDL then PWM0PRDH read sequence: PWM0PRDH then PWM0PRDL

SFR DBh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PWM1PRDH				PWM1	PRDH			
R/W				R/	W			
Reset	1	1	1	1	1	1	1	1
	DIVI (1DDT	II DUUM						

DBh.7~0 **PWM1PRDH:** PWM1 period high byte write sequence: PWM1PRDL then PWM1PRDH read sequence: PWM1PRDH then PWM1PRDL

SFR DCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PWM1PRDL		PWM1PRDL							
R/W				R/	W				
Reset	1	1	1	1	1	1	1	1	


DCh.7~0 **PWM1PRDL:** PWM1 period low byte write sequence: PWM1PRDL then PWM1PRDH read sequence: PWM1PRDH then PWM1PRDL

SFR DDh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWM2PRDH		PWM2PRDH								
R/W				R/	W					
Reset	1	1	1	1	1	1	1	1		

DDh.7~0 **PWM2PRDH:** PWM2 period high byte write sequence: PWM2PRDL then PWM2PRDH read sequence: PWM2PRDH then PWM2PRDL

SFR DEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PWM2PRDL		PWM2PRDL								
R/W				R/	W					
Reset	1	1	1	1	1	1	1	1		


DEh.7~0 **PWM2PRDL:** PWM2 period low byte write sequence: PWM2PRDL then PWM2PRDH read sequence: PWM2PRDH then PWM2PRDL





# 11. ADC


The Chip offers a 12-bit ADC consisting of a 16-channel analog input multiplexer, control register, clock generator, 12-bit successive approximation register, and output data register. To use the ADC, set the ADCKS bit first to choose a proper ADC clock frequency, which must be less than 1 MHz. Then, launch the ADC conversion by setting the ADSOC bit, and H/W will automatic clear it at the end of the conversion. After the end of the conversion, H/W will set the ADIF bit and generate an interrupt if an ADC interrupt is enabled. The ADIF bit can be cleared by writing 0 to this bit or 1 to the ADSOC bit. Because certain channels are shared with the Touch Key, the ADC channel must be configured differently from the Touch Key channel to avoid affecting the channel input sensitivity. The VREF of the ADC can be selected from the following two voltages:  $V_{CC}$  and VBG\*2.06V. When ADCHS is selected to VBG, ADCVREFS must be set to  $V_{CC}$ , otherwise ADC conversion will be invalid.






# 11.1 ADC Channels

The 12-bit ADC has a total of 16 channels, designated AD0~AD9, AD12~AD14, VBG and  $1/4V_{CC}$ . The ADC channels are connected to the analog input pins via the analog switch multiplexer. The analog switch multiplexer is controlled by the ADCHS register. VBG is an internal voltage reference at 1.27V. When ADC channel select to VBG, VBG generator will enable automatically. User can get more stable VBG voltage by setting SFR VBGEN=1 to always enable VBG generator. When ADCHS is selected to VBG, ADCVREFS must be set to V<sub>CC</sub>, otherwise ADC conversion will be invalid.



### **11.2 ADC Conversion Time**

The conversion time is the time required for the ADC to convert the voltage. The ADC requires two ADC clock cycles to convert each bit and several clock cycles to sample and hold the input voltage. A total of 50 ADC clock cycles are required to perform the complete conversion. When the conversion time is complete, the ADIF interrupt flag is set by H/W, and the result is loaded into the ADCDH and ADCDL registers of the 12-bit A/D result.





SFR <b>94h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OPTION	UART1W	_	WDTPSC		ADO	CKS	TM3	PSC
R/W	R/W	_	R/	R/W		W	R/	W
Reset	0		0	0	0	0	0	0

94h.3~2 **ADCKS:** ADC clock rate select

00: F<sub>SYSCLK</sub>/32

01: F<sub>SYSCLK</sub>/16

10: F<sub>SYSCLK</sub>/8

11:  $F_{SYSCLK}/4$ 

SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LVDIF	—	TKIF	ADIF			P1IF	TF3
R/W	R	—	R/W	R/W	_	_	R/W	R/W
Reset		—	0	0			0	0

95h.4

4 **ADIF:** ADC interrupt flag

Set by H/W at the end of ADC conversion. S/W writes EFh to INTFLG or sets the ADSOC bit to clear this flag. (*Note1*)

SFR AAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCDL		ADO	CDL			-	_	
R/W		H	ર			-	_	
Reset	_	_	_	_		_	_	—

AAh.7~4 **ADCDL:** ADC data bit 3~0

SFR ABh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCDH				ADO	CDH			
R/W				F	۲.			
Reset	—	-	-	-	_	_	-	-

ABh.7~0 **ADCDH:** ADC data bit 11~4



			Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CHSEL	AD	CHS		ADCV	<b>REFS</b>	VBGEN	_
R/W	R/	W		R/W	R/W	R/W	—
Reset 1	1 1 1 1			0	0	0	-

AEh.7~4 **ADCHS:** ADC channel select

0000: AD0 (P3.3)
0001: AD1 (P3.2)
0010: AD2 (P3.1)
0011: AD3 (P3.0)
0100: AD4 (P1.0)
0101: AD5 (P1.1)
0110: AD6 (P1.2)
0111: AD7 (P1.3)
1000: AD8 (P1.4)
1001: AD9 (P1.5)
1010: Reserved
1011: V <sub>BG</sub> (Internal Bandgap Reference Voltage)
1100: AD12 (P0.7)
1101: AD13 (P0.5)
1110: AD14 (P0.6)
1111: 1/4 V <sub>CC</sub>

AEh.3~2 ADCVREFS: ADC reference voltage. When ADCHS is selected to VBG, ADCVREFS must be set to VCC, otherwise ADC conversion will be invalid

- 00: VCC
- 01: VBG\*2.06V
- 10: Reserved
- 11: Reserved

AEh.1 **VBGEN:** force VBG generator enable

0: VBG generator is automatically enable and disable

1: Force VBG generator enable included in IDLE mode but disabled in Stop/Halt mode

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	LVRPD	T2SEL	T1SEL	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F8h.4 **ADSOC:** Start ADC conversion

Set the ADSOC bit to start ADC conversion, and the ADSOC bit will be cleared by H/W at the end of conversion. S/W can also write 0 to clear this flag.



# 12. Touch Key (FTK)

The Touch Key offers an easy simple and reliable method to implement finger touch detection. During the key scan operation, the device support 20 channels touch key detection.

To use the Touch Key, user should setup correctly. There are two ways to set IO as TK channel. Set SFR PxMODx to 11b or set SFR TKPINSEL0~2 to force IO as TK channel. If TKPINSEL0~2 are set, the corresponding IO pins will be fixed as TK channels and will no longer be affected by PxNMODx.


TKPINSEL	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
<b>TKPINSEL0</b>	TK07	TK06	TK05	TK04	TK03	TK02	TK01	TK00
<b>TKPINSEL1</b>	TK15	TK14	TK13	TK12	TK11	TK10	TK09	TK08
<b>TKPINSEL2</b>					TK19	TK18	TK17	TK16

Set TKPINSEL0~2 to	fix IO as TK channel
--------------------	----------------------

In the TK Mode, user assigns TKPD=0 to turn on the TK module, then set the TKSOC bit to start touch key conversion, the TKSOC bit can be automatically cleared while end of conversion. However, if the SYSCLK is too slow, H/W might fail to clear TKSOC due to clock sampling rate. TKEOC=0 means conversion is in process. TKEOC=1 means the conversion is finish, and the touch key counting result is stored into the XRAM. After TKEOC=1, user must wait at least 50  $\mu$ s for next conversion. But if TKRERUN = 1, TK will always be converted, and there is no need to set TKSOC for each conversion. Reducing/increasing TKTMR can reduce/increase the TKDATA to accommodate the condition of the system.

The FTK has an internal built-in reference capacitor to simulate the KEY behavior. Set TKCHS=17h and start the scanning can get the TK Data Count of internal reference capacitor (TKCAP). Since the internal capacitor would not be affected by water or mobile phone, it is useful for comparing the environment background noise. Setting the TKFJMP, the frequency of Touch Key clock can be change automatically by H/W controlled. It may help to improve the ability to resist noise.

ITRIM are 7 bits data for TK channel reference voltage fine tune. E000h.6~0 is TK00 reference voltage fine tune. E001h.6~0 is TK01 reference voltage fine tune. E017h.6~0 is TKCAP (TK23) reference voltage fine tune etc. Users can use ITRIM to obtain similar reference voltages for different TK channels



FTK Structure



SFR ATKCH0~2 are used to specify scan TK channel, and each bit is mapped to TK pin. TK scan will scan from low bit to high bit. If ATKMODE = 0, TK can scan up to 21 channels, TK00~TK19 and TKCAP (TK23), each channel is scanned once. If ATKMODE = 1, TK can scan up to 16 channels, each channel is scanned twice. If ATKMODE = 2, TK can scan up to 8 channels, each channel is scanned 4 times. If ATKMODE = 3, TK can scan up to 4 channels, each channel is scanned 8 times. TKCHS is used to specify the first channel for TK to start scanning.

For example:

- Condition ATKMODE=0, scan TK16/TK14/TK08/TK07/TK06/TK02
- ⇒ TKPINSEL2=0000\_0001, TKPINSEL1=0100\_0001, TKPINSEL0=1100\_0100
- ⇒ ATKCH2=0000\_0001, ATKCH1=0100\_0001, ATKCH0=1100\_0100
- $\Rightarrow$  TKCHS=0x02 (Specify the first scan channel)

The arrangement of TK data stored in XRAM is as follows.

XRAM
TK00 DATAL
TK00 DATAH
TK01 DATAL
TK01 DATAH
TK20 DATAL
TK20 DATAH
TK23 DATAL
TK23 DATAH




Condition ATKMODE=1, scan TK16/TK14/TK08/TK07/TK06/TK02

- ⇒ TKPINSEL2=0000\_0001, TKPINSEL1=0100\_0001, TKPINSEL0=1100\_0100
- ⇒ ATKCH2=0000\_0001, ATKCH1=0100\_0001, ATKCH0=1100\_0100
- $\Rightarrow$  TKCHS=0x02 (Specify the first scan channel)

The arrangement of TK data stored in XRAM is as follows.

	XRAM
E100h	TK02 1 <sup>st</sup> DATAL
E101h	TK02 1 <sup>st</sup> DATAH
E102h	TK02 2 <sup>nd</sup> DATAL
E103h	TK02 2 <sup>nd</sup> DATAH
E104h	TK06 1 <sup>st</sup> DATAL
E105h	TK06 1 <sup>st</sup> DATAH
E106h	TK06 2 <sup>nd</sup> DATAL
E107h	TK06 2 <sup>nd</sup> DATAH
E114h	TK16 1 <sup>st</sup> DATAL
E115h	TK16 1 <sup>st</sup> DATAH
E116h	TK16 2 <sup>nd</sup> DATAL
E117h	TK16 2 <sup>nd</sup> DATAH
	•••





Condition ATKMODE=2, scan TK16/TK14/TK08/TK07/TK06/TK02

- ⇒ TKPINSEL2=0000\_0001, TKPINSEL1=0100\_0001, TKPINSEL0=1100\_0100
- ⇒ ATKCH2=0000\_0001, ATKCH1=0100\_0001, ATKCH0=1100\_0100
- $\Rightarrow$  TKCHS=0x02 (Specify the first scan channel)

The arrangement of TK data stored in XRAM is as follows.

	XRAM
E100h	TK02 1 <sup>st</sup> DATAL
E101h	TK02 1 <sup>st</sup> DATAH
E102h	TK02 2 <sup>nd</sup> DATAL
E103h	TK02 2 <sup>nd</sup> DATAH
E104h	TK02 3 <sup>rd</sup> DATAL
E105h	TK02 3 <sup>rd</sup> DATAH
E106h	TK02 4 <sup>th</sup> DATAL
E107h	TK02 4 <sup>th</sup> DATAH
E108h	TK06 1 <sup>st</sup> DATAL
E109h	TK06 1 <sup>st</sup> DATAH
E10Ah	TK06 2 <sup>nd</sup> DATAL
E10Bh	TK06 2 <sup>nd</sup> DATAH
E10Ch	TK06 3 <sup>rd</sup> DATAL
E10Dh	TK06 3 <sup>rd</sup> DATAH
E10Eh	TK06 4 <sup>th</sup> DATAL
E10Fh	TK06 4 <sup>th</sup> DATAH
	at
E128h	TK16 1 <sup>st</sup> DATAL
E129h	TK16 1 <sup>st</sup> DATAH
E12Ah	TK16 2 <sup>nd</sup> DATAL
E12Bh	TK16 2 <sup>nd</sup> DATAH
E12Ch	TK16 3 <sup>rd</sup> DATAL
E12Dh	TK16 3 <sup>rd</sup> DATAH
E12Eh	TK164 <sup>th</sup> DATAL
E12Fh	TK16 4 <sup>th</sup> DATAH



Condition ATKMODE=3, scan TK08/TK07/TK06/TK02

- ⇒ TKPINSEL2=0000\_0000, TKPINSEL1=0000\_0001, TKPINSEL0=1100\_0100
- ⇒ ATKCH2=0000\_0000, ATKCH1=0000\_0001, ATKCH0=1100\_0100
- $\Rightarrow$  TKCHS=0x02 (Specify the first scan channel)

The arrangement of TK data stored in XRAM is as follows.

	XRAM
E100h	TK02 1 <sup>st</sup> DATAL
E101h	TK02 1 <sup>st</sup> DATAH
E102h	TK02 2 <sup>nd</sup> DATAL
E103h	TK02 2 <sup>nd</sup> DATAH
E104h	TK02 3 <sup>rd</sup> DATAL
E105h	TK02 3 <sup>rd</sup> DATAH
E106h	TK02 4 <sup>th</sup> DATAL
E107h	TK02 4 <sup>th</sup> DATAH
E108h	TK02 5 <sup>th</sup> DATAL
E109h	TK02 5 <sup>th</sup> DATAH
E10Ah	TK02 6 <sup>th</sup> DATAL
E10Bh	TK02 6 <sup>th</sup> DATAH
E10Ch	TK02 7 <sup>th</sup> DATAL
E10Dh	TK02 7 <sup>th</sup> DATAH
E10Eh	TK02 8 <sup>th</sup> DATAL
E10Fh	TK02 8 <sup>th</sup> DATAH
E130h	 TK08 1 <sup>st</sup> DATAL
E130h E131h	TK081 <sup>st</sup> DATAH
	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL
E131h	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL TK08 2 <sup>nd</sup> DATAH
E131h E132h	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL TK08 2 <sup>nd</sup> DATAH TK08 3 <sup>rd</sup> DATAL
E131h E132h E133h	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL TK08 2 <sup>nd</sup> DATAH TK08 3 <sup>rd</sup> DATAL TK08 3 <sup>rd</sup> DATAH
E131h E132h E133h E134h	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL TK08 2 <sup>nd</sup> DATAH TK08 3 <sup>rd</sup> DATAL TK08 3 <sup>rd</sup> DATAH TK08 4 <sup>th</sup> DATAL
E131h E132h E133h E134h E135h	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL TK08 2 <sup>nd</sup> DATAH TK08 3 <sup>rd</sup> DATAH TK08 3 <sup>rd</sup> DATAH TK08 4 <sup>th</sup> DATAL TK08 4 <sup>th</sup> DATAH
E131h E132h E133h E134h E135h E136h	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL TK08 2 <sup>nd</sup> DATAH TK08 3 <sup>rd</sup> DATAL TK08 3 <sup>rd</sup> DATAH TK08 4 <sup>th</sup> DATAL TK08 4 <sup>th</sup> DATAH TK08 5 <sup>th</sup> DATAL
E131h E132h E133h E134h E135h E136h E137h	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL TK08 2 <sup>nd</sup> DATAH TK08 3 <sup>rd</sup> DATAL TK08 3 <sup>rd</sup> DATAL TK08 4 <sup>th</sup> DATAL TK08 4 <sup>th</sup> DATAH TK08 5 <sup>th</sup> DATAL TK08 5 <sup>th</sup> DATAL
E131h E132h E133h E134h E135h E136h E137h E138h	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL TK08 2 <sup>nd</sup> DATAH TK08 3 <sup>rd</sup> DATAL TK08 3 <sup>rd</sup> DATAL TK08 4 <sup>th</sup> DATAL TK08 4 <sup>th</sup> DATAH TK08 5 <sup>th</sup> DATAL TK08 5 <sup>th</sup> DATAL
E131h E132h E133h E134h E135h E136h E136h E137h E138h E139h	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL TK08 2 <sup>nd</sup> DATAH TK08 3 <sup>rd</sup> DATAL TK08 3 <sup>rd</sup> DATAL TK08 4 <sup>th</sup> DATAH TK08 4 <sup>th</sup> DATAH TK08 5 <sup>th</sup> DATAL TK08 5 <sup>th</sup> DATAH TK08 6 <sup>th</sup> DATAH
E131h E132h E133h E134h E135h E136h E137h E138h E139h E13Ah E13Bh E13Ch	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL TK08 2 <sup>nd</sup> DATAH TK08 3 <sup>rd</sup> DATAH TK08 3 <sup>rd</sup> DATAH TK08 4 <sup>th</sup> DATAH TK08 4 <sup>th</sup> DATAH TK08 5 <sup>th</sup> DATAH TK08 5 <sup>th</sup> DATAH TK08 6 <sup>th</sup> DATAH TK08 6 <sup>th</sup> DATAL
E131h E132h E132h E133h E134h E135h E136h E137h E138h E139h E13Ah E13Bh	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL TK08 2 <sup>nd</sup> DATAH TK08 3 <sup>rd</sup> DATAH TK08 3 <sup>rd</sup> DATAH TK08 3 <sup>rd</sup> DATAH TK08 4 <sup>th</sup> DATAL TK08 5 <sup>th</sup> DATAL TK08 5 <sup>th</sup> DATAH TK08 6 <sup>th</sup> DATAH TK08 6 <sup>th</sup> DATAH TK08 7 <sup>th</sup> DATAH TK08 7 <sup>th</sup> DATAL
E131h E132h E133h E134h E135h E136h E137h E138h E139h E13Ah E13Bh E13Ch	TK081 <sup>st</sup> DATAH TK08 2 <sup>nd</sup> DATAL TK08 2 <sup>nd</sup> DATAH TK08 3 <sup>rd</sup> DATAH TK08 3 <sup>rd</sup> DATAH TK08 4 <sup>th</sup> DATAH TK08 4 <sup>th</sup> DATAH TK08 5 <sup>th</sup> DATAH TK08 5 <sup>th</sup> DATAH TK08 6 <sup>th</sup> DATAH TK08 6 <sup>th</sup> DATAL



SFR <b>95h</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTFLG	LVDIF	—	TKIF	ADIF	—	—	P1IF	TF3
R/W	R	—	R/W	R/W	—	—	R/W	R/W
Reset	_	—	0	0	—	—	0	0

95h.5 **TKIF:** Touch Key Interrupt Flag

Set by H/W at the end of Touch Key conversion if SYSCLK is fast enough. S/W writes DFh to INTFLG or sets the TKSOC bit to clear this flag.

SFR ADh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
TKCON	TKPD	TKEOC											
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W						
Reset	1	1	0	0	0	0	0	0					
ADh.7	TKPD: Touch Key power down												
	0: Touch Key enable												
	1: Touch Key disable												
ADh.6	<b>TKEOC:</b> Touch Key end of conversion flag, TKEOC may have 3uS delay after TKSOC=1, so F/W												
		•	efore polling	-									
			is in progress	•									
		conversion				_							
ADh.5					-	n to restart T							
						each TK cor							
				C is executed	once, TK wi	ll be converte	ed continuous	sly without					
		ting TKSOC											
ADh.4		•	ernal voltage	control selec	et								
		2.8V; VINT											
		3.6V; VINT=											
ADh.3		•	xternal capaci										
	-		h Key extern	al capacitor									
		(Do not set t	<i>,</i>										
ADh.2	TKOFFSET		on-scan TK										
	0: connect t		• ·	URG OFO	C								
			ing , connect	to VSS@EO	C								
ADh.1~0	ATKMODE	•		4	<b>01</b> (T) <b>7</b> 1								
	00: TK scan 01: TK scan	,		,									
			h channel scai										
			h channel sca										

Note: also refer to Section 6 for more information about Touch Key Interrupt enable and priority.



SFR B4h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TKTMRL		TKTMRL									
R/W				R/	W						
Reset	1	1	1	1	1	1	1	1			

B4h.7~0 **TKTMRL:** Touch Key Scan length bit 7~0 adjustment. 00: shortest, FF: longest

SFR B5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TKCON2	TKFJMP	JMP	VAL	SPREAD	TKTMRH			
R/W	R/W	R/	W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0

B5h.7 **TKFJMP:** Internal Touch Key clock frequency auto adjust option 0: Disable

1: Enable

B5h.6~5 **JMPVAL :** Touch Key Clock frequency fine tune , only available in TKFJMP=0 00=frequency slowest, 11=frequency fastest

B5h.4 SPREAD: TK spread spectrum 0: Disable

1: Enable

B5h.3~0 **TKTMRH:** Touch Key Scan length 11~8 adjustment. 0000: shortest, 1111: longest

SFR F8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	LVRPD	T2SEL	T1SEL	DPSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

F8h.5 **TKSOC:** Touch Key Start of Conversion

Set 1 to start Touch Key conversion. If SYSCLK is fast enough, this bit will be cleared by H/W at the end of conversion while TKRERUN=0. S/W can also write 0 to clear this flag.



SFR A7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TKCHS	_	_	—			TKCHS		
R/W	_	_	—			R/W		
Reset	_	_	—	1	1	1	1	1

A7h.4~0 **TKCHS:** Specify the first touch key scan channel

00000: TK00 00001: TK01 00010: TK02 00011: TK03 00100: TK04 00101: TK05 00110: TK06 00111: TK07 01000: TK08 01001: TK09 01010: TK10 01011: TK11 01100: TK12 01101: TK13 01110: TK14 01111: TK15 10000: TK16 10001: TK17 10010: TK18 10011: TK19

10111: TKCAP: internal reference capacitor channel



SFR C1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TKPINSEL0		TKPINSEL0									
R/W		R/W									
Reset	0	0	0	0	0	0	0	0			
C1h.7	TK07 Pin fix	k as TK chan	nel: 0: disabl	e 1: enable	e						
C1h.6	TK06 Pin fix	k as TK chan	nel: 0: disabl	e 1: enable	e						
C1h.5	TK05 Pin fix	k as TK chan	nel: 0: disabl	e 1: enable	e						
C1h.4	TK04 Pin fix	k as TK chan	nel: 0: disabl	e 1: enable	e						
C1h.3	TK03 Pin fix	k as TK chan	nel: 0: disabl	e 1: enable	e						
C1h.2	TK02 Pin fix	k as TK chan	nel: 0: disabl	e 1: enable	e						
C1h.1	TK01 Pin fix	k as TK chan	nel: 0: disabl	e 1: enable	e						
C1h.0	TK00 Pin fix	k as TK chan	nel: 0: disabl	e 1: enable	e						

SFR C2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
TKPINSEL1		TKPINSEL1									
R/W				R/	W						
Reset	0	0	0	0	0	0	0	0			
C2h.7	TK15 Pin fix	as TK chan	nel: 0: disabl	e 1: enable	e						
C2h.6	TK14 Pin fix	as TK chan	nel: 0: disabl	e 1: enable	e						
C2h.5	TK13 Pin fix	as TK chan	nel: 0: disabl	e 1: enable	2						
C2h.4	TK12 Pin fix	as TK chan	nel: 0: disabl	e 1: enable	2						
C2h.3	TK11 Pin fix	as TK chan	nel: 0: disabl	e 1: enable	9						
C2h.2	TK10 Pin fix	as TK chan	nel: 0: disabl	e 1: enable	2						
C2h.1	TK09 Pin fix	as TK chan	nel: 0: disabl	e 1: enable	2						
C2h.0	TK08 Pin fix	as TK chan	nel: 0: disabl	e 1: enable	e						

SFR C3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
<b>TKPINSEL2</b>	r	TKPINSEL2										
R/W		R/W										
Reset	0	0	0	0	0	0	0	0				
C3h.7~5	Reservd	eservd										
C3h.4	TK20 Pin fix	FK20 Pin fix as TK channel: 0: disable       1: enable										
C3h.3	TK19 Pin fix	k as TK chan	nel: 0: disabl	e 1: enabl	e							
C3h.2	TK18 Pin fix	k as TK chan	nel: 0: disabl	e 1: enabl	e							
C3h.1	TK17 Pin fix	k as TK chan	nel: 0: disabl	e 1: enabl	e							
C3h.0	TK16 Pin fix	x as TK chan	nel: 0: disabl	e 1: enabl	e							



SFR C5h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
ATKCH0		ATKCH0									
R/W		R/W									
Reset	0	0	0	0	0	0	0	0			
C5h.7	TK07 scan e	nable: 0: disa	ble 1: ena	ble							
C5h.6	TK06 scan e	nable: 0: disa	ble 1: ena	ble							
C5h.5	TK05 scan er	nable: 0: disa	ble 1: ena	ble							
C5h.4	TK04 scan er	nable: 0: disa	ble 1: ena	ble							
C5h.3	TK03 scan er	nable: 0: disa	ble 1: ena	ble							
C5h.2	TK02 scan er	nable: 0: disa	ble 1: ena	ble							
C5h.1	TK01 scan e	nable: 0: disa	ble 1: ena	ble							
C5h.0	TK00 scan e	nable: 0: disa	ible 1: enal	ble							

SFR C6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
ATKCH1		ATKCH1									
R/W		R/W									
Reset	0	0	0	0	0	0	0	0			
C6h.7	TK15 scan e	nable: 0: disa	able 1: ena	ble							
C6h.6	TK14 scan e	nable: 0: disa	able 1: ena	ble							
C6h.5	TK13 scan e	nable: 0: disa	able 1: ena	ble							
C6h.4	TK12 scan e	nable: 0: disa	able 1: ena	ble							
C6h.3	TK11 scan e	nable: 0: disa	able 1: ena	ble							
C6h.2	TK10 scan e	nable: 0: disa	able 1: ena	ble							
C6h.1	TK09 scan e	nable: 0: disa	able 1: ena	ble							
C6h.0	TK08 scan e	nable: 0: disa	able 1: ena	ble							

SFR C7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
ATKCH2		ATKCH2									
R/W		R/W									
Reset	0										
C7h.7	TKCAP (TK	KCAP (TK23) internal reference capacitor channel scan enable: 0: disable 1: enable									
C7h.6~5	Reservd	servd									
C7h.4	TK20 scan e	(20 scan enable: 0: disable 1: enable									


C/II.4	I K20 scall ellable. 0. ulsable	1. Chable
C7h.3	TK19 scan enable: 0: disable	1: enable
C7h.2	TK18 scan enable: 0: disable	1: enable

- C7h.1 TK17 scan enable: 0: disable 1: enable
- C7h.0 TK16 scan enable: 0: disable 1: enable




# 13. S/W Controller LCD Driver

The chip supports an S/W controlled method to driving LCD. It is capable of driving the LCD panel with 144 dots (Max.) by 8 Commons (COM) and 18 Segments (SEG). The P0.0~P0.7 are used for Common pins COM0~COM7 and others pins can be used for Segment pins. COM0~COM7 are capable of driving 1/2 bias when P0.0~P0.7's P0LOE=1. Refer to the following figures.



LCD COM0~7 Circuit

The frequency of any repeating waveform output on the COM pin can be used to represent the LCD frame rate. The figure below shows an LCD frame.







SEG0

COM0 -

COM1 -


COM2 -

COM3 -

SEG1

### 1/4 Duty, 1/2 Bias Output Waveform

SEG2 SEG3





SFR 92h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
POLOE		POLOE							
R/W		R/W							
Reset	0	0	0	0	0	0	0	0	

92h.7~0 **POLOE:** P0.7~P0.0 LCD 1/2 bias output enable control

0: Disable

1: Enable







### **14. LED Controller/Driver**

The module can be configured with two drive modes: LED BiD (Bi-Direction) matrix mode and LED dot matrix mode. By register configuration, it only supports one mode of operation at the same time.

#### 14.1 LED Bi-Direction (BiD) Mode

The LED BiD mode can drive more number of LED pixels than the tradition mode, when they use the same number of pins. In this mode, it provides maximum 10 pins (LEDC0~C3, LEDS0~S5) to drive a LED module with 48 pixels. All 10 pins have a high sink current for driving LED directly. This LED controller also provides 3groups 8-level of brightness adjustment for all 10 pin. To avoid LED flicker when the common signal is changing, the chip provides a dead time control. In the dead time period, segment pins will output a short inactive signal instead of changing the signal immediately. To start the LED scanning, it only has to set the LEDEN. Then H/W will control the Pin mode automatically.








LRAM Addr.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
C800h	SEG3-COM0+	SEG2-COM0+	SEG1-COM0+	SEG0-COM0+	COM0-SEG3+	COM0-SEG2+	COM0-SEG1+	COM0-SEG0+
C801h	SEG3-COM1+	SEG2-COM1+	SEG1-COM1+	SEG0-COM1+	COM1-SEG3+	COM1-SEG2+	COM1-SEG1+	COM1-SEG0+
C802h	SEG3-COM2+	SEG2-COM2+	SEG1-COM2+	SEG0-COM2+	COM2-SEG3+	COM2-SEG2+	COM2-SEG1+	COM2-SEG0+
C803h	SEG3-COM3+	SEG2-COM3+	SEG1-COM3+	SEG0-COM3+	COM3-SEG3+	COM3-SEG2+	COM3-SEG1+	COM3-SEG0+
C804h	COM3-SEG5+	COM3-SEG4+	COM2-SEG5+	COM2-SEG4+	COM1-SEG5+	COM1-SEG4+	COM0-SEG5+	COM0-SEG4+
C805h	SEG5-COM3+	SEG5-COM2+	SEG5-COM1+	SEG5-COM0+	SEG4-COM3+	SEG4-COM2+	SEG4-COM1+	SEG4-COM0+

LRAM Addr.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
C800h	7	6	5	4	3	2	1	0
C801h	15	14	13	12	11	10	9	8
C802h	23	22	21	20	19	18	17	16
C803h	31	30	29	28	27	26	25	24
C804h	39	38	37	36	35	34	33	32
C805h	47	46	45	44	43	42	41	40

LED BiD matrix mode corresponding display configuration table




#### LED 4\*6 BiD matrix

Note: LEDBRIT (B1h.2~0): LED number 0~31, 40~47 brightness control LEDBRIT1 (B2h.2~0): LED number 32, 34, 36, 38 brightness control LEDBRIT2 (B2h.6~4): LED number 33, 35, 37, 39 brightness control



### Application Circuit: 4COM x 4SEG (1/8 Duty)



♦ Example:

MOV	DPTR,#0C800h	; LEDRAM0
MOV	A,#0FFh	
MOVX	@DPTR, A	; C800h = FFh
MOV	LEDCON,#056h	; LED duty = $1/8$
		; LEDPSC = $FRC/32$
		; Brightness=6




#### 14.2 LED Dot Matrix (DMX) Mode

If LEDMTEN=1, LED dot matrix mode will enable. The LED dot matrix is a universal 8\*8 dot matrix. Corresponding to LED0~LED8 ports, up to 8x8=56 LED dots can be configured to drive, the corresponding position of the LED is marked in the 8\*8 dot matrix in the figure below Address, the display configuration in XRAM corresponds to the lighting status of the corresponding address (1 means lighting, 0 means not lighting). Support up to 64 lights LED drive. Using LEDCON3 to choose dot matrix 4\*5, 5\*6, 6\*7, 7\*8 or 8\*8, the corresponding LED address remains unchanged. The brightness of the LED can be set by LCDBRIT2. When it is set to 1111b, it is the highest brightness. In addition, LEDBRITM is used to set the brightness and uniformity bit. When LEDBRITM=0, better display uniformity can be obtained.


XRAM Addr.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
C800h	7	6	5	4	3	2	1	0
C801h	15	14	13	12	11	10	9	8
C802h	23	22	21	20	19	18	17	16
C803h	31	30	29	28	27	26	25	24
C804h	39	38	37	36	35	34	33	32
C805h	47	46	45	44	43	42	41	40
C806h	55	54	53	52	51	50	49	48
C807h	63	62	61	60	59	58	57	56

LED Dot matrix mode corresponding display configuration table




Note: LEDBRIT2 (B2h.6~4): LED number 0~63 brightness control





LED 6\*7 dot matrix





LED 4\*5 dot matrix



SFR B1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LEDCON	LEI	LEDEN LEDPSC LEDHOLD					LEDBRIT	
R/W	R/	W	R/	W	R/W		R/W	
Reset	0	0	0	0	0	1	0	0
B1h.7~6	LEDEN: LE	ED BiD matri	x mode enab	le and duty s	elect			
	00: LED B	iD matrix mo	de disable					
	01: LED 1/	'8 duty (4CO	M x 4SEG)					
	10: LED 1/	9 duty (4CO	M x 5SEG)					
	11: LED 1/	'10 duty (4C0	OM x 6SEG)					
B1h.5~4	LEDPSC: L	ED clock pro	escaler select					
	00: LED cl	ock is FRC d	livided by 64					
	01: LED cl	ock is FRC d	livided by 32					
	10: LED cl	ock is FRC d	livided by 16					
	11: LED cl	ock is FRC d	livided by 8					
B1h.3	LEDHOLD	: LED clock	hold					
	0: LED sca	n						
	1: LED clo	ck hold						
B1h.2~0	LEDBRIT:							
	BiD matrix r	node: LED	number 0~31	, 40~47 brigh	ntness control	l		
	000: Level	0 (Darkest)						

111: Level 7 (Brightest)

SFR B2h	Bit 7	Bit 6	Bit 6 Bit 5 Bit 4			Bit 2	Bit 1	Bit 0
LEDCON2	LEDBRITM		LEDBRIT2			LEDBRIT1		
R/W	R/W		R/W				R/W	
Reset	0	1	1 0 0			1	0	0

#### B2h.7 **LEDBRITM:** Brightness mode control

0: Uniform brightness mode

1: Brightness enhancement mode

#### B2h.6~4 LEDBRIT2:

BiD matrix mode: LED number 33, 35, 37, 39 brightness control Dot matrix mode: LED number 0~63 brightness control 000: Level 0 (Darkest)

...

111: Level 7 (Brightest)

#### B2h.2~0 LEDBRIT1:


BiD matrix mode: LED number 32, 34, 36, 38 brightness control 000: Level 0 (Darkest)

•••

111: Level 7 (Brightest)

SFR D8h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CLKCON	SCKTYPE	FCKTYPE	STPSCK	STPPCK	STPFCK	SELFCK	CLK	PSC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/	W
Reset	0	0	1	0	0	0	1	1

D8h.3 **STPFCK:** Set 1 to stop Fast clock for power saving in Slow/Idle mode. This bit can be changed only in Slow mode.




### **15. Serial Peripheral Interface (SPI)**

The Serial Peripheral Interface (SPI) module is capable of full-duplex, synchronous, serial communication between the MCU and peripheral devices. The peripheral devices can be other MCUs, A/D converter, sensors, or flash memory, etc. The SPI runs at a clock rate up to the system clock divided by two. Firmware can read the status flags, or the operation can be interrupt driven. Following figure shows the SPI system block diagram.

The features of the SPI module include:

- Master or Slave mode operation
- 3-wire or 4-wire mode operation
- Full-duplex operation
- Programmable transmit bit rate
- Single buffer receive
- Serial clock phase and polarity options
- MSB-first or LSB-first shifting selectable



**Pin Mode Setting for SPI** 



The four signals used by SPI are described below. The MOSI signal is an output from a Master Device and an input to Slave Devices. The signal is an output when SPI is operating in Master mode and an input when SPI is operating in Slave mode. The MISO signal is an output from a Slave Device and an input to a Master Device. The signal is an input when SPI is operating in Master mode and an output when SPI is operating in Slave mode. Data is transferred most-significant bit (MSB) or least-significant bit (LSB) first by setting the LSBF bit. The SCK signal is an output from a Master Device and an input to Slave Devices. It is used to synchronize the data on the MOSI and MISO lines of Master and Slave. SPI generates the signal with eight programmable clock rates in Master mode. The SS signal is a low active slave select pin. In 4-wire Slave mode, the signal is ignored when the Slave is not selected (SS=1). The SS is ignored when the SSDIS in SPCON is set in both Master and Slave modes. In Slave mode and the SSDIS is clear, the SPI active when SS stay low. For multiple-slave mode, only one slave device is selected at a time to avoid bus collision on the MISO line. In Master mode and the SSDIS is cleared, the MODF in SPSTA is set when this signal is low. For multiple-master mode, enable SS line to avoid multiple driving on MOSI and SCK lines from multiple masters.

#### Master Mode

The SPI operates in Master mode by setting the MSTR bit in the SPCON. To start transmit, writing a data to the SPDAT. If the SPBSY bit is cleared, the data will be transferred to the shift register and starts shift out on the MOSI line. The data of the slave shift in from the MISO line at the same time. When the SPIF bit in the SPSTA becomes set at the end of the transfer, the receive data is written to receiver buffer and the RCVBF bit in the SPSTA is set. To prevent an overrun condition, software must read the SPDAT before next byte enters the shift register. The SPBSY bit will be set when writing a data to SPDAT to start transmit, and be cleared at the end of the eighth SCK period in Master mode.


#### **Slave Mode**


The SPI operates in Slave mode by clearing the MSTR bit in the SPCON. If the SSDIS is cleared, the transmission will start when the SS become low and remain low until the end of a data transfer. If the SSDIS is set, the transmission will start when the SPEN bit in the SPCON is set, and don't care the SS. The data from a master will shift into the shift register through the MOSI line, and shift out from the shift register on the MISO line. When a byte enters the shift register, the data will be transferred to receiver buffer if the RCVBF is cleared. If the RCVBF is set, the newer receive data will not be transferred to receiver buffer and the RCVOVF bit is set. After a byte enters the shift register, the SPIF and RCVBF bits are set. To prevent an overrun condition, software must read the SPDAT or write 0 to RCVBF before next byte enters the shift register. The maximum SCK frequency allowed in Slave mode is  $F_{SYSCLK}/4$ . In Slave mode, the SPBSY bit refers to the SS pin when the SSDIS bit is cleared, and refer to the SPEN bit when SSDIS bit is set.


### Serial Clock

The SPI has four clock types by setting the CPOL and CPHA bits in the SPCON register. The CPOL bit defines the level of the SCK in SPI idle state. The level of the SCK in idle state is low when the CPOL bit is cleared, and is high when the CPOL bit is set. The CPHA bit defines the edges used to sample and shift data. The SPI sample data on the first edge of SCK period and shift data on the second edge of SCK period when the CPHA bit is cleared. The SPI sample data on the second edge of SCK period and shift data on first edge of SCK period when the CPHA bit is cleared. The SPI sample data on the second edge of SCK period and shift data on first edge of SCK period when the CPHA bit is set. The figures below show the detail timing in Master and Slave modes. Both Master and Slave devices must be configured to use the same clock type before the SPEN bit is set. The SPCR controls the Master mode serial clock frequency. This register is ignored when operating in Slave mode. The SPI clock can select System clock divided by 2, 4, 8, or 16 in Master mode.









In both Master and Slave modes, the SPIF bit is set by H/W at the end of a data transfer and generates an interrupt if SPI interrupt is enabled. The SPIF bit is cleared automatically when the program performs the interrupt service routines. S/W can also write 0 to clear this flag. If write data to SPDAT when the SPBSY is set, the WCOL bit will be set by H/W and generates an interrupt if SPI interrupt is enabled. When this occurs, the data write to SPDAT will be ignored, and shift register will not be written. Write 0 to this bit or when SPBSY is cleared and rewrite data to SPDAT will clear this flag. The MODF bit is set when SSDIS is cleared and SS pin is pulled low in Master mode. If SPI interrupt is enabled, an interrupt will be generated. When this bit is set, the SPEN and MSTR in SPCON will be cleared by H/W. Write 0 to this bit will clear this flag.

涑



SFR BCh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SPCON	SPEN	MSTR	CPOL	СРНА	SSDIS	LSBF	SP	CR			
R/W	R/W R/W R/W R/W R/W R/W										
Reset	0	0 0 0 0 0 0 0 0									
BCh.7	SPEN: SPI e	enable									
	0: SPI disal	ble 1: SPI e	enable								
BCh.6	MSTR: Mas	ster mode ena	ble								
		ode 1: Mast									
BCh.5	CPOL: SPI										
		ow in idle sta									
		nigh in idle st	ate								
BCh.4	CPHA: SPI										
		nple on first e									
		ple on secon	id edge of SC	CK period							
BCh.3	SSDIS: SS p		11 00 .								
		S pin 1: Di	isable SS pin	1							
BCh.2	LSBF: LSB 0: MSB first										
	1: LSB firs										
BCh.1~0	SPCR: SPI	-									
DCII.140	$00: F_{SYSCLK}$										
	$00: F_{SYSCLK}$ $01: F_{SYSCLK}$										
	$10: F_{SYSCLK}$										
	$11: F_{SYSCLK}$										
	513CLK	( =									
SFR BDh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SPSTA	SPIF	WCOL	MODF	RCVOVF	RCVBF	SPBSY	_	_			
DAV	DAV		DAV	DAV	DAV	D	t	1			

R/W	R/W	R/W	R/W	R/W	R/W	R	_	—		
Reset	0	0	0	0	0	0	_	—		
BDh.7	SPIF: SPI in	terrupt flag								
	This is set	by H/W at th	e end of a da	ata transfer. (	Cleared by H	I/W when an	interrupt is v	vectored into.		
	Writing 0 to this bit will clear this flag.									
BDh.6	WCOL: Wr		1 0							
	Set by H/W	<i>if</i> write data	a to SPDAT	when SPBSY	is set. Write	e 0 to this bit	or rewrite da	ta to SPDAT		
	when SPBS	SY is cleared	will clear thi	is flag.						
BDh.5	MODF: Mo	MODF: Mode fault interrupt flag								
	•			-	-			o this bit will		
	clear this fl	ag. When thi	s bit is set, th	e SPEN and	MSTR in SF	CON will be	cleared by H	ſ/W.		
BDh.4	RCVOVF: I			U						
	•			ansfer and R	CVBF is se	et. Write 0 to	o this bit or	read SPDAT		
	U	l clear this fl	0							
BDh.3	RCVBF: Re		U							
	Set by H/W	V at the end	of a data tra	nsfer. Write (	) to this bit	or read SPD	AT register v	vill clear this		
	flag.									
BDh.2	SPBSY: SPI									
	Set by H/W	when a SPI	transfer is in	progress.						

SFR BEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SPDAT		SPDAT						
R/W		R/W						
Reset	0	0 0 0 0 0 0 0 0						


BEh.7~0 **SPDAT:** SPI transmit and receive data

The SPDAT register is used to transmit and receive data. Writing data to SPDAT place the data into shift register and start a transfer when in master mode. Reading SPDAT returns the contents of the receive buffer.



### 16. Cyclic Redundancy Check (CRC)

The chip supports an integrated 16-bit Cyclic Redundancy Check function. The Cyclic Redundancy Check (CRC) calculation unit is an error detection technique test algorithm and uses to verify data transmission or storage data correctness. The CRC calculation takes a 8-bit data stream or a block of data as input and generates a 16-bit output remainder. The data stream is calculated by the same generator polynomial.



**CRC Block Diagram** 

The CRC generator provides the 16-bit CRC result calculation based on the CRC-16-IBM polynomial. In this CRC generator, there are only one polynomial available for the numeric values calculation. It can't support the 16-bit CRC calculations based on any other polynomials. Each write operation to the CRCIN register creates a combination of the previous CRC value stored in the CRCDH and CRCDL registers. It will take one MCU instruction cycle to calculate.

#### CRC-16-IBM (Modbus) Polynomial representation: X<sup>16</sup> + X<sup>15</sup> + X<sup>2</sup> + 1

SFR F1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CRCDL		CRCDL						
R/W		R/W						
Reset	1	1 1 1 1 1 1 1 1						

F1h.7~0 CRCDL: 16-bit CRC checksum data bit 7~0

SFR F2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CRCDH		CRCDH						
R/W		R/W						
Reset	1	1 1 1 1 1 1 1 1						

F2h.7~0 CRCDL: 16-bit CRC checksum data bit 15~8

SFR F3h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
CRCIN		CRCIN							
W		W							
Reset									
<b>F21 7</b> 0	CD CD CD	<u><u> </u></u>	•						

F3h.7~0 CRCIN: CRC input data register



# 17. Multiplier and divider

The chip provide multiplier and divider have the following functions. The 8 bit operation is fully compatible with industry standard 8051.

- 8 bits  $\times$  8 bits = 16 bit (standard 8051)
- 8 bits ÷ 8 bits = 8 bits, 8 bits remainder (standard 8051)
- 16 bits × 16 bits = 32 bit
- 16 bits  $\div$  16 bits = 16 bits, 16 bits remainder
- 32 bits  $\div$  16 bits = 32 bits, 16 bits remainder

No matter 8bit / 16bit / 32bit operation, it's easy to execute by MUL AB and DIV AB instruction. There is extra SFR EXA/EXA2/EXA3/EXB for 16bit / 32bit multiply and divide operation.

For 8 bit multiplier/divider operation, be sure SFR bit muldiv16=0 and div32=0.

For 16 bit multiplier operation, multiplicand, multiplier and product as follows. 16 bit multiplier takes 16 System clock cycles to execute.

Condition	S	SFR bit muldiv16=1 and div32=0								
Multiplication	Byte3	Byte2	Byte1	Byte0						
Multiplicand	-	-	EXA	А						
Multiplier	-	-	EXB	В						
Product	EXB	В	А	EXA						
OV	Product (EX	(B or B) !=0	-	-						

For 16 bit divider operation, dividend, divisor, quotient, remainder read as follows. 16 bit divider takes 16 System clock cycles to execute.

Condition	S	SFR bit muldiv16=1 and div32=0								
Division	Byte3 Byte2 Byte1 Byte									
Dividend	-	-	EXA	А						
Divisor	-	-	EXB	В						
Quotient	-	-	А	EXA						
Remainder	-	-	В	EXB						
OV		Divisor E	XB = B = 0							

For 32 bits ÷ 16 bits operation, dividend, divisor, quotient, remainder read as follows. 32 bit divider takes 32 System clock cycles to execute.

Condition	S	SFR bit muldiv16=1 and div32=1								
Division	Byte3	Byte3 Byte2 Byte1 Byte0								
Dividend	EXA3	EXA2	EXA	А						
Divisor	-	-	EXB	В						
Quotient	А	EXA	EXA2	EXA3						
Remainder	-	-	В	EXB						
OV		Divisor E	XB=B=0							



SFR CEh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EXA2		EXA2						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

CEh.7~0 **EXA2:** Expansion accumulator 2

SFR CFh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EXA3		EXA3						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

CFh.7~0 EXA3: Expansion accumulator 3

SFR E6h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EXA		EXA						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

E6h.7~0 **EXA:** Expansion accumulator

SFR E7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
EXB		EXB						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
<b>F71 7 0</b>								

E7h.7~0 **EXB:** Expansion B register

SFR F7h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
AUX2	WE	DTE	PWRSAV	VBGOUT	DIV32	IAI	PTE	MULDIV16
R/W	R/W	R/W	R/W	R/W	R/W	R/	W	R/W
Reset	0	0	0	0	0	0	0	0

F7h.3 **DIV32**:

only active when MULDVI16 =1 0: instruction DIV as 16/16 bit division operation 1: instruction DIV as 32/16 bit division operation

#### F7h.0 **MULDIV16:**

0: instruction MUL/DIV as 8\*8, 8/8 operation 1: instruction MUL/DIV as 16\*16, 16/16 or 32/16 operation

ARITHMETIC						
Mnemonic	Description	byte	cycle	opcode		
MUL AB	Multiply A by B	1	8/16	A4		
DIV AB	Divide A by B	1	8/16/32	84		




### 18. Master I<sup>2</sup>C Interface

#### Master I<sup>2</sup>C interface transmit mode:

At the beginning write slave address and direction bit to MIDAT and set MISTART. After the START condition (MISTART), the 7 bits slave address and one bit direction bit are sent. When MIIF convert to 1, address and direction bit transmission was complete. After sending the address and direction bit, user should clear MIIF and write MIDAT to start first data transmission. When MIIF convert to 1, data transfer to slave was complete. User can write MIDAT again to transfer next data to slave. Set MISTOP to finish transmit mode.

MISTART must remain at 1 for the next transfer. After the final data transmit/receive, set MISTOP to finish transmit/receive protocol. MISTART should remain 0 longer than a SCL clock before starting the next Master I<sup>2</sup>C protocol. SCL clock can be adjusted via MICR.



Master I<sup>2</sup>C Transmit flow:

- (1) Write slave address and direction bit to MIDAT
- (2) Clear MISTOP and set MISTART to start I<sup>2</sup>C transmission
- (3) Wait until MIIF convert to 1 (interrupt will be issued according to the user's request) and Clear MIIF
- (4) Write data to MIDAT to start next transfer (MISTART must remain at 1)
- (5) Wait until MIIF convert to 1 (interrupt will be issued according to the user's request) and Clear MIIF, Loop (4) ~(5) for next transfer.
- (6) Clear MISTART and set MISTOP to stop the I<sup>2</sup>C transfer

		> 1 SCL	1
MISTART_		1	-
MISTOP-			1
SCL —			
SDA —			
MIDAT	A0		-
MIIF			-
	: MIDAT 43h and b6h are firmware writes to MIDAT to begin the next MIIC transfer. : MISTART should remain 0 longer than a SCL clock before starting the next Master I <sup>2</sup> C Transfer protocol		

#### **Master Transmit Timing**


Note: MISTART should remain 0 longer than a SCL period before starting the next Master  $I^2C$  protocol.



#### Master I<sup>2</sup>C interface Receive mode:

At the beginning write slave address and direction bit to MIDAT and set MISTART. After the START condition (MISTART), the 7 bits slave address and one bit direction bit are sent. When MIIF convert to 1, address and direction bit transmission was complete. After sending the address and direction bit, user should clear MIIF and read MIDAT to start first receive data (The first reading of MIDAT does not represent the data returned by the slave). When MIIF convert to 1, data receive from slave was complete. User can read MIDAT to get data from slave, and start next receive. Set MISTOP to finish receive mode.

MISTART must remain at 1 for the next transfer. After final data transmit/receive, set MISTOP to finish transmit/receive protocol. MISTART should remain 0 longer than a SCL clock before starting the next Master I<sup>2</sup>C protocol. SCL clock can be adjusted via MICR.



Master I<sup>2</sup>C Receive flow:

- (1) Write slave address and direction bit to MIDAT
- (2) Clear MISTOP and set MISTART to start I<sup>2</sup>C transmission
- Wait until MIIF convert to 1 (interrupt will be issued according to the user's request), Clear MIIF
   Read data from MIDAT to start first receive data
- (receiving data has not been completed at this time, and the read MIDAT should be discarded)
   (5) Wait until MIIF convert to 1, Clear MIIF
- (6) Read slave data from MIDAT and Loop (5)  $\sim$ (6) to receive next data
- (7) Set MISTOP to stop the I<sup>2</sup>C transfer

	> 1 SCL					
MISTART						
MISTOP						
sci —						
SDA						
MIDAT A1 A6						
MIIF	1					
Note: MIDAT 25h and A6h are data from slave Note: MISTART should remain 0 longer than a SCL clock before starting the next Master I <sup>2</sup> C Transfer protocol						
Master Receive Timing						



I <sup>2</sup> C Function Pin	P3modx	P3.n SFR data	Pin State
I <sup>2</sup> C Master SCL	0	Х	Clock Output (Open Drain Output)
I C Master SCL	2	Х	Clock Output (CMOS Push-Pull)
I <sup>2</sup> C Master/Slaver SDA	0	1	DATA (Pull-up)

#### Pin Mode Setting for Master I<sup>2</sup>C

SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE1	PWMIE	I2CE	ES2	SPIE	ADTKIE	EXLVDIE	P1IE	TM3IE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

A9h.6 **I2CE:** I<sup>2</sup>C interrupt enable

0: Disable I<sup>2</sup>C interrupt

1: Enable I<sup>2</sup>C interrupt

SFR E1h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MICON	MIEN	MIACKO	MIIF	MIACKI	MISTART	MISTOP	MI	CR
R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	1	0	0

E1h.7	MIEN:Mas	ster I <sup>2</sup> C enable		
	0: disable	1: enable		

E1h.6	MIACKO: When Master	$^{2}$ I <sup>2</sup> C receive data, send acknowledge to I <sup>2</sup> C Bus
	0: ACK to slave device	1: NACK to slave device

E1h.5 **MIIF**: Master I<sup>2</sup>C Interrupt flag When the master I<sup>2</sup>C sends or receives a byte, it is set by H/W. Writing "0" to this bit will clear the flag

- E1h.4 **MIACKI**: When Master I<sup>2</sup>C transfer, acknowledgement form I<sup>2</sup>C bus (read only) 0: ACK received 1: NACK received
- E1h.3 **MISTART**: Master I<sup>2</sup>C Start bit
- 1: start I<sup>2</sup>C bus transfer E1h.2 **MISTOP**: Master I<sup>2</sup>C Stop b
- E1h.2 **MISTOP**: Master I<sup>2</sup>C Stop bit 1: send STOP signal to stop I<sup>2</sup>C bus
- E1h.1~0 **MICR:** Master I<sup>2</sup>C (SCL) clock frequency selection 00: Fsys/4 (ex. If Fsys=18MHz, I<sup>2</sup>C clock is 4.5M Hz) 01: Fsys/16 (ex. If Fsys=18MHz, I<sup>2</sup>C clock is 1.1M Hz) 10: Fsys/64 (ex. If Fsys=18MHz, I<sup>2</sup>C clock is 281K Hz)
  - 11: Fsys/256 (ex. If Fsys=18MHz,  $I^2C$  clock is 28TK Hz)

SFR E2h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
MIDAT		MIDAT										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0				

E2h.7~0 **MIDAT**: Master  $I^2C$  data shift register

(W):After Start and before Stop condition, write this register will resume transmission to  $I^2C$  bus (R): After Start and before Stop condition, read this register will resume receiving from  $I^2C$  bus


SFR EAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SICON	MIIE	TXDIE	RCD2IE	RCD1IE	_	TXDF	RCD2F	RCD1F
R/W	R/W	R/W	R/W	R/W		R/W	R/W	R/W
Reset	0	0	0	0		1	0	0

EAh.7 **MIIE:** I<sup>2</sup>C Master interrupt enable 0: disable 1: enable



# 19. Slave I<sup>2</sup>C Interface


The chip provides Slave I°C interface receive protocol as following. Slave I°C module allow to receive one or two byte data each time after start condition. Before receiving DATA1, be aware that RCD1F must be 0. After DATA1 reception is completed, RCD1F will be converted to 1 and an interrupt will be issued according to the user's request. User can use firmware to clear RCD1F before receiving next DATA1 again. User can write RCD1F to 0 to clear RCD1F. DATA2 and RCD2F operate in the same way as DATA1 and RCD1. After DATA1 or DATA2 reception is completed, the Master side should restart the transfer protocol to transmit the next DATA1 and DATA2.



**Slave Receive Timing** 



The chip provides Slave I°C interface transmission protocol as following. Slave I°C module allow to transmit one byte data each time after start condition. Before data transmitting, be aware that TXDF must be 0. After data transmission is completed, TXDF will be converted to 1 and an interrupt will be issued according to the user's request. User can use firmware to clear TXDF before transmitting next data again. User can write TXDF to 0 to clear TXDF. After each transmission is completed, the host should restart the transmission protocol to transmit the next data.



**Slave Transmit Timing** 

I <sup>2</sup> C Function Pin	P3MODx	P3.n SFR data	Pin State							
I <sup>2</sup> C Slave SCL	1	1	Clock input							
I <sup>2</sup> C Master/Slaver SDA	0	1	DATA (Pull-up)							

#### Pin Mode Setting for Slave I<sup>2</sup>C

SFR A9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE1	PWMIE	I2CE	ES2	SPIE	ADTKIE	EXLVDIE	P1IE	TM3IE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

A9h.6 **I2CE:** I<sup>2</sup>C interrupt enable

0: Disable I<sup>2</sup>C interrupt

1: Enable I<sup>2</sup>C interrupt

SFR E9h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIADR				SA				SIEN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	0	0	1	0	0

E9h.7~1 SA: Slave I<sup>2</sup>C address assigned

E9h.0 SIEN: Slave I<sup>2</sup>C enable

0: disable

1: enable



SFR EAh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
SICON	MIIE	TXDIE	RCD2IE	RCD1IE	—	TXDF	RCD2F	RCD1F				
R/W	R/W	R/W	R/W	R/W	—	R/W	R/W	R/W				
Reset	0	0	0	0	_	1	0	0				
EAh.6	TXDIE: Slav	ve I <sup>2</sup> C transn	nission comp	leted interrup	ot enable							
	0: disable											
	1: enable											
EAh.5	RCD2IE: Slave I C DATA2(SITXRCD2) reception completed interrupt enable											
	0: disable											
	1: enable											
EAh.4	<b>RCD1IE:</b> Slave I <sup>2</sup> C DATA1(SIRCD1) reception completed interrupt enable											
	0: disable											
	1: enable											
EAh.2	TXDF: Slav	e IC transmi	ssion comple	eted interrupt	flag							
	Set by H/W	when Slave I	<b>C</b> transmissi	ion complete	, write 0 to cl	ear it						
EAh.1	RCD2F: Sla	ve I <sup>2</sup> C DATA	A2(SITXRCI	D2) reception	completed i	nterrupt flag						
	Set by H/W	when Slave I	C DATA2(S	SITXRCD2)	reception cor	nplete, write	0 to clear it					
EAh.0	RCD1F: Sla	ve I <sup>2</sup> C DATA	A1(SIRCD1)	reception co	mpleted inter	rupt flag						
	<b>RCD1F:</b> Slave I <sup>2</sup> C DATA1(SIRCD1) reception completed interrupt flag Set by H/W when Slave I <sup>2</sup> C DATA1(SIRCD1) reception complete, write 0 to clear it											
					_							

SIRCD1 SIRCD1												
	SIRCD1											
R/W R R R R R R R	R											
Reset – – – – – – – –	-											

EBh.7~0 SIRCD1: Slave I<sup>2</sup>C data receive register1 (DATA1)

SFR ECh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
SITXRCD2		SITXRCD2									
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	_	_	_	_	_	_	_	-			


ECh.7~0 **SITXRCD2:** Slave I<sup>2</sup>C transmit and receive data register Read: Slave I<sup>2</sup>C data receive register2 (DATA2) Write: Slave I<sup>2</sup>C data transmission register (TXD)



# **20. In Circuit Emulation (ICE) Mode**

This device can support the In Circuit Emulation Mode. To use the ICE Mode, user just needs to connect P3.0 and P3.1 pin to the tenx proprietary EV Module. The benefit is that user can emulate the whole system without changing the on board target device. But there are some limits for the ICE mode as below.

- 1. The device must be un-protect.
- 2. The device's P3.0 and P3.1 pins must work in input Mode (P3MOD0 = 0/1 and P3MOD1=0/1).
- 3. The Program Memory's addressing space 6C00h~6FFFh and 0033h~003Ah are occupied by tenx EV module. So user Program cannot access these spaces.
- 4. The T-Link communication pin's function cannot be emulated.
- 5. The P3.0 and P3.1 pin's can be replaced by P0.0 and P0.1.(P0.0/P0.1 can only support ICE function, not for Writer)
- 6. SFR PWRSAV (F7h.5) will be cleared when use T-Link module.





# SFR & CFGW MAP

9Fb       0x00-0000       PWMCLR       PWM2IE       -       -       -       -       PWM2CLR       PWM1CLR       PWM0CLF         A0h       0000-0011       P2       P2.7       P2.6       P2.5       P2.4       P2.3       P2.2       P2.1       P2.0         A1h       xx10-1010       PWMCON       -       -       PWM2CKS       PWM1CKS       PWM0CKS         A2h       0101-0101       PIMODL       PIMOD2       PIMOD6       PIMOD5       PIM0D4         A3h       010-101       PIMODH       PIMOD7       PIMOD6       PIMOD5       PIM0D4         A4h       0101-0101       P3M0D1       P3M0D7       P3M0D6       P3M0D5       P3M0D4         A5h       0001-0101       P3M0D1       P3M0D7       P3M0D6       P3M0D5       P3M0D4         A5h       0001-0101       P3M0D1       -       IZCSEL       TCOE       T2OE       -       -       -       T0CE         A7h       xxx1-1111       TKCHS       -       IZCSEL       TCOE       T2OE       -       -       -       -       TKCHS         A8h       xxx0-0000       INTE1       PWM1E       IZCSEL       TCOE       TSOE       ADCHS	Adr	RST	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	80h	0000-0000	<b>P0</b>	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0				
Sh         DO00-000         DVTEX         EV9         EX8         EX7         EX5         EX3         EX3         EX3           85h         0000-000         INTEX         IE9         IE8         IE7         IE6         IE5         IE4         IE3         IE2           86h         0000-000         INTEX         IE9         IE8         IE7         IE6         IE5         IE4         IE1	81h	0000-0111					5	SP							
Shb         BOD00000         INTEX         EX9         EX9         EX7         EX6         EX5         EX4         EX3         EX2           Stb         0000-0000         INTEXF         IE9         IE8         IE7         IE6         IE5         IE4         IE3         IE2           Stb         0000-0000         INTEX         FI         TR1															
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						r	D			1					
Seh         xxxxx000         NTPWM         -         -         -         -         PVM2IF         PVM2IF         PVM1IF         PVM2IF         PVIIF         TI         IDL           88h         0000-0000         TKOD         GATEI         CTIN         TMOD         GATEO         CTON         TMOD         GATE         TT         TT         TT         TMOD         GATE         TT         TT         TMOD         TMOD         TMOD         TMOD         TMOD         TMOD         TMOD         PI	84h	0000-0000		EX9	EX8	EX7	EX6	EX5	EX4	EX3	EX2				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				IE9	IE8	IE7		IE5							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					-		-								
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							-								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						-				-					
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				GATE1	CT1N	TM			CT0N	TM	OD0				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-														
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $															
SED         100-000         SCN2         SM         -         -         REN2         TBS2         RB2         TI2         RI2           8Fh         XXX-XXX         SBUF2         -         SBUF2         -         SBUF2         FIL1         PL0         PL1         PL1 <td< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>															
SFb         XXX-XXX         SBUF2         SBUF2           90h         1111-111         P1         P1.7         P1.6         P1.5         P1.4         P1.3         P1.2         P1.1         P1.0           91h         0000-0000         P00.0E         P00.0E         P00.0E         P00.0E         P00.0E           92h         0000-0000         P01.0D         -         -         P2MOD1         P2MOD0           94h         0000-0000         P01.0D         -         -         P2MOD1         P2MOD0           94h         0000-0000         PVTION         UARTIW         -         WUTPSC         ADCKS         TM3PSC           95h         0000-0000         PWMOE         -         IVKUP         -         PWKUP         -           97h         XXX-XX0         SMU         SM1         SM2         RB         RB         TI         RI           97h         XXX-XX0         SMU         SM1         SM2         RB         PWM1CE         PWM0CE         -         -         -         PWM2CK         PWM0CL         PWM0CL         PWM0CL         PWM0CL         PWM0CL         PWM0CL         PWM0CL         PWM0CL         PWM0CL         PUM0D1         PIM0				CM					<b>DD00</b>	TIÓ	DIO				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				SM	-	-			KB82	112	RI2				
91h         0000-000         POOE         POOE           92h         0000-000         POIDE         POIDE         POIDE           92h         0000-000         PTION         UARTIW         -         WDTPSC         ADCKS         TM3PSC           95h         xx00-x000         PTIKLG         LVDIF         -         TKIF         ADIF         -         PIIK         TT3PSC           95h         xx00-x000         PTIKLG         LVDIF         -         TKIF         ADIF         -         PIIK         TT3PSC           95h         xx0-x00         SWCMD         -         TAPEN /SWRST / WDTO         -         RIN         RIN         RIN         RIN         RIN         RIN         RIN         PWMOE         -         -         PWMOE         PWMOE         PWMOC         PWMOCLR         PWMOCL         PWMOCL         PWMOCL         PWMOCL         PWMOCLAR         PW	-			D1 7	D1.6	D1.5			D1 2	D1 1	D1.0				
92h         0000-000         POLOE         POLOE           93h         0000-0101         PZMOD         -         -         -         P2MOD1         P2MOD0           94h         0000-000         OPTION         UARTIW         -         WDTPSC         ADCKS         TM3PSC           95h         xx00-x000         INTFLG         LVDIF         -         TKIF         ADIF         -         P1WKUP           97h         xxxx-xxxx         SBUF         -         P1WKUP         -         P1WMOD           98h         0000-0000         SCON         SM0         SM1         SM2         REN         TB8         RB8         TI         RI           99h         xxx-xxxx         SBUF         -         -         -         PWMOCE         PWMOCE         PWMOCE           99h         0x00-0000         PWMCLR         PWM2E         -         -         -         PWM2CLR         PWM0CL         PUNOD         PUNOD         PUNOD         PUNOD         PWM1CLR         PWM0CKS         ADL         ADL         ADL         ADL         A				<b>F</b> 1./	r 1.0	r1.3			<b>F</b> 1.2	F 1.1	F1.0				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-						-	-							
94h         0000-0000         OPTION         UARTIW         -         WDTPSC         ADCKS         TM3PSC           95h         xx00-x000         INTFLG         LVDIF         -         TKIF         ADIF         -         PIIF         TF3           96h         0000-0000         PWKUP         PIWKUP         PIWKUP         PIWKUP         TR1           97h         xxxx-xx00         SWCMD         SWCMD         TR1         PWST         REN         TB8         RB8         TI         RI           97h         xxxx-xxx         SBUF         SUF         SUF         SWMOCE         PWMOL         PWMOL         PWMOCE         AD				_	_	_			OD1	P21/	[OD0				
95h         xx00.x000         INTELG         LVDIF         -         TKIF         ADIF         -         -         P1IF         TF3           96h         0000-0000         PUWKUP         -         IAPEN /SWRST /WDTO           98h         0000-0000         SCON         SM0         SM1         SM2         REN         TB8         RB8         TI         RI           99h         xxxx-xxx         SBUF         -         -         -         PWM20E         PWM10E         PWM00E           97h         0x00-0000         PWM0E         PWM10E         -         -         PWM20E         PWM10E         PWM00E           97h         0x00-0000         PWM0E         PWM0E         -         -         PWM20E         PWM10E         PWM00E           40h         0000-0001         P2         P2.7         P2.6         P2.5         P2.4         P2.3         P2.1         P2.0         A1h xx10-101         PWM00L         PWM0CKS         PWM0CKS         PWM0CKS         PWM0CKS         PWM0CKS         PWM0CKS         PWM0CKS         PWM0C4         A4h         P101-01         PIMODD         PIMOD1         PIMOD0         A3h         P1M0D1         P1M0D0         P3M0D0         P3M0D2			-		_										
PIWKUP           PIWKUP           PIWKUP           IAPEN / SWRST / WDTO           SMC00         ORONOOD         SCON         SMC00           SBUF         SBUF           SBUF           SBUF         PWM20E         PWM10E         PWM00E           PWM01E         -         -         PWM20E         PWM00E           PWM01E         P         PWM20E         PWM00E           PWM01         PWM012         PWM001         PWM001         PWM001           PWMC0N         -         -         PWM01         PMM001         PIM0D1         PIM0D0           Ath Not PIMOD         PWM02         PIM0D1         PIM001         PIM001 <th colspan="4" p<="" th=""><th>-</th><th></th><th></th><th></th><th>_</th><th></th><th></th><th></th><th></th><th></th><th></th></th>	<th>-</th> <th></th> <th></th> <th></th> <th>_</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>				-				_						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				LUDI		11111				1111	11.5				
98b         0000-0000         SCON         SM0         SM1         SM2         REN         TB8         RB8         TI         RI           99h         xxxx-xxx         SBUF         -         -         -         PWM20E         PWM10E         PWM00E           9Eh         0000-0000         PWMCLR         PWM1E         PWM01E         -         -         PWM2CLR         PWM10E         PWM00E           A0h         0000-0001         PWMCLR         PWM1E         PVM2CLS         P2.4         P2.3         P2.2         P2.1         P2.0           A1h         xx10-1010         PWMCON         -         -         PW2CKS         PWM1CKS         PWM0CLS         PUM0D1         P1M0D0           A2h         1010-1010         PIMODH         P1M0D3         P1M0D2         P1M0D4         P3M0D3         P3M0D2         P3M0D5         P3M0D4         A4b         A4b         1010-101         P3M0D1         P3M0D3         P3M0D6         P3M0D5         P3M0D4         A4b         A4b         100-101         P3M0D1         P3M0D3         P3M0D5         P3M0D4         A4b         A4b         A4b         NXxxxxxX         ADC0L         ADCDE         -         -         T00E         A7h									)						
99h         xxxx.xxx         SBUF         SBUF           97h         0000-0000         PWMOE         PWM11E         PW00E $-$ -         PW1020         PWM10E         PW000L           97h         0x00-0000         PWM0CL         PWM2UE         -         -         -         PW32CLR         PW102L         <				SM0	SM1	SM2		1		TI	RI				
9Eb         0000-0000         PWMOE         PWM1IE         PWM0E         -         -         -         PW1020         PW100E         PW100E           9Fb         0x00-0001         PWMCLR         PWM2L         -         -         -         PUM2CLR         PWM10E         PWM00E           A0h         0x00-0001         PZ         P2.7         P2.6         P2.5         P2.4         P2.3         P2.2         P2.1         P2.0           A1h         xx10-1010         PWMCON         -         -         PWM2CKS         PWM10E         P1.0           A2h         0101-0101         PIMODL         P1M0D3         P1M0D6         P1M0D5         P1M0D4           A3h         0101-0101         PIMODH         P3M0D3         P3M0D2         P3M0D1         P3M0D0           A3h         p3M0D1         P3M0D5         P3M0D4         P3M0D7         P3M0D6         P3M0D5         P3M0D4           A4h         p1010-0101         PMM0D         -         12CSEL         TCOE         T2OE         -         -         -         T00E           A5h         p200-0000         INTE1         PWMIE         12CE         ES2         SPIE         ADTKIE         EXU/DE         TKO	-														
Aoh         0000-0011         P2         P2.7         P2.6         P2.5         P2.4         P2.3         P2.2         P2.1         P2.0           A1h         xx10-1010         PWMOCON         -         -         PWM2CKS         PWM1CKS         PWM0CKS           A2h         0101-0101         PIMODL         PIMOD3         PIMOD6         PIMOD6         PIMOD0           A3h         0101-0101         PMODH         P3MOD1         P3MOD7         P3MOD6         P3MOD5         P3MOD4           A4h         0101-0101         P3MODH         P3MOD7         P3MOD6         P3MOD5         P3MOD4           A5h         0000-xxx0         PIMOD6         -         TCCE         TCCE         T2CE         -         -         T00E           A6h         0000-xxx0         PIMOD         -         12CSEL         TCCE         T2CE         -         -         T00E           A7h         xxx1-1111         TKCKS         -         -         TKCH3         TX3E         P3MOE         P3MOE         P3MOE           A6h         0x00-0000         INTE1         PWMIE         I2CSE         ES2         SPIE         ADTKIE         EXLVDIE         P1IE         TM3IE				PWM1IE	<b>PWM0IE</b>	_	-	-	PWM2OE	PWM10E	PWM0OE				
Alh xx10-1010PWMCONPWM2CKSPWM1CKSPWM0CKSA2h 0101-0101PIMODLP1MOD3P1MOD2P1MOD1P1MOD0P1MOD0A3h 0101-0101PIMODHP1MOD7P1MOD6P1MOD5P1MOD4A4h 04h0101-0101P3MODLP3MOD1P3MOD0P3MOD0P3MOD0A5h 0601-0101P3MODHP3MOD7P3MOD6P3MOD5P3MOD4A6h 0000-xxx0PINMOD-12CSELTCOET2OET0OEA7h A8h 0x00-0000IEEA-ET2ESET1EX1ET0EX0A9h xx00-0000IEEA-ET2ESF11EX1ET0EX0A9h xx00-0000INTE1PWMIEI2CEES2SPIEADTKIEEXLVDIEP1IETM3IEAAh xxx-xxxADCDLAbh xxx-xxxADCDLADCDLAbh xxx-xxxADCDLTKCONTKPDTKECTKRERUNTKICCSTKXCAPTKOFSETATKMODEAEh 1110-0100TKCONTKPDTKECTKRERUNTKICCSTKCOPSETATKMODEAEh 1110-0100CHSELB0h 1000-xxxxP0ADIEP0ADIEB1h 10000-xxxP0ADIEP0ADIE <th>9Fh</th> <th>0x00-0000</th> <th>PWMCLR</th> <th>PWM2IE</th> <th>-</th> <th>-</th> <th>-</th> <th>-</th> <th>PWM2CLR</th> <th>PWM1CLR</th> <th>PWM0CLR</th>	9Fh	0x00-0000	PWMCLR	PWM2IE	-	-	-	-	PWM2CLR	PWM1CLR	PWM0CLR				
A2h0101-0101PIMODLPIMOD2PIMOD1PIMOD0A3h0101-0101PIMOD4PIMOD7PIMOD6PIMOD5PIMOD4A4h0101-0101P3MODLP3MOD3P3MOD2P3MOD1P3MOD4A5h0001-0101P3MODHP3MOD7P3MOD6P3MOD5P3MOD4A6h0000-xxx0PIMOD0-12CSELTCOET2OET0OEA7hxxx1-1111TKCHSTCOET2OET0OEA7hxxx1-1111TKCHSES2SPIEADTKIEEXLVDIEP1IETM3IEA8h0x00-0000IEEA-ET2ESET1EX1ET0EX0A9hxx00-0000INTE1PWMIE12CEES2SPIEADTKIEEXLVDIEP1IETM3IEAAhxxxx-xxxxADCDLAbhxxxx-xxxxADCDLAbhxxx-xxxxADCDLCHSEL-ADCVKFSVBGENAbh1111-000CHSEL-ADCNSP3.5P3.4P3.3P3.2P3.1P3.0B1h0000-xxxP0ADIEB000-0000LEDCON1LEDENLEDENLEDENLEDBRIT-LEDBRIT-LED2ENLEDBRIT <th>A0h</th> <th>0000-0011</th> <th>P2</th> <th>P2.7</th> <th>P2.6</th> <th>P2.5</th> <th>P2.4</th> <th>P2.3</th> <th></th> <th></th> <th>P2.0</th>	A0h	0000-0011	P2	P2.7	P2.6	P2.5	P2.4	P2.3			P2.0				
A3h0101-0101P1MODHP1MOD7P1MOD6P1MOD5P1MOD4A4h0101-0101P3MODLP3MOD3P3MOD2P3MOD1P3MOD0A5h0001-0101P3MOD4P3MOD6P3MOD5P3MOD4A6h0000-xxx0PIMOD0-I2CSELTCOET2OET0OEA6h0000-xx0PIMOD0-I2CSELTCOET2OET0OEA6h0000-xx0PIMOD0IEEA-ET2ESET1EX1ET0EX0A9hxx00-0000IEEA-ET2ESET1EX1ET0EX0A9hxx00-0000INTE1PWMIEI2CEES2SPIEADTKIEEXLVDIEP11ETM3IEAAhxxx-xxxxADCDHA8hxxx-xxxxADCDH-ACCDLA8hxxx-xxxxADCHTKEONTKEOCTKRERUNTKIVCSTKXCAPTKOFSETATKMODEA8hxxx-xxxxADCHA9h1000-100TKCONTKPDTKEOCTKRERUNTKIVCSTKXCAPTKOFSETATKMODEA6h1111-0000CHSEL-ADCHSB1000-x100LEDCON2LEDRITLEDBRIT2	A1h	xx10-1010	PWMCON	-	-	PWM	2CKS	PWM	1CKS	PWM	IOCKS				
A4h0101-0101P3MODLP3MODLP3MOD3P3MOD2P3MOD1P3MOD0A5h0001-0101P3MODHP3MOD7P3MOD6P3MOD5P3MOD4A6h0000-xxx0PINMOD-I2CSELTCOET2OET0OEA7hxxx1-1111TKCHS-ET2ESET1EX1ET0EX0A8h0x00-0000IEEA-ET2ESET1EX1ET0EX0A9hxx00-0000INTE1PWMIEI2CEES2SPIEADTKIEEVLVDIEP1IETM3IEAAhxxxx-xxxxADCDLADCDLAbhxx00-000TKCONTKPDTKEOCTKRERUNTKIVCSTKXCAPTKOFFSETATKMODEAbh1100-0100TKCONTKPDTKEOCTKRERUNTKIVCSTKXCAPTKOFFSETATKMODEAFh000x-xxxP0ADIEB0h111-1111P3P3.7P3.6P3.5P3.4P3.3P3.2P3.1P3.0B1h0000-x100LEDCONLEDATINLEDAENLEDAENLEDAENLEDBRIT1B3h0000-0000LEDCON2LEDMITNLEDAENLEDAENLEDAENLEDAENLEDAENB4h0000-0000TKTMRLJMPVALSPREADTKTRLSPREADSPCB3hxx00-0000IPP12PSP1	A2h	0101-0101	P1MODL	P1M	OD3	P1M	IOD2	P1M	IOD1	P1M	IOD0				
Ash 0001-010P3MODHP3MODHP3MOD7P3MOD6P3MOD5P3MOD4A6h 0000-xxx0PINMOD-I2CSELTCOET2OET0OEA7h xxx1-1111TKCHS-ECSTCOET2OET0OEA7h xxx1-1111TKCHS-EA-ET2ESSET1EX1ET0EX0A8h xxx0-0000INTE1PWMIEI2CEES2SPIEADTKIEEXLVDIEP11ETMIEAAh xxxx-xxxxADCDL-ADCDLAbh xxx-xxxxADCDHTKEOCTKRERUNTKIVCSTKXCAPTKOFFSETATK→ODEAFh 000x-xxxPOADIEB0h 1110-1111P3P3.7P3.6P3.5P3.4P3.3P3.2P3.0P3.0B1h 0000-x100LEDCONLEDFNLEDPSCLEDHOLDLEDBRITB4h 000-0000IEDCON3LEDMTENLED7ENLED6ENLED5ENLED4ENLED2ENLED2ENB4h 000-0000TKTMRLP72PSPT1PX1PT0PX0B4h xx00-0000IP4PS2PSP1PADTKIPX2+LVDP14PT3B4h xx00-0000IP1PS2PSP1PADTKIPY2+LPT4PT3B4h xx00-0000IP1	A3h	0101-0101	P1MODH	P1M	OD7	P1N	IOD6	P1M	IOD5	P1N	IOD4				
A6h0000-xxx0PINMOD-12CSELTCOET2OET0OEA7hxxx1-1111TKCHSET2ESET1EX1ET0EX0A8h0x00-0000IEEA-ET2ES2SPIEADTKIEEXLVDIEPIIETM3IEA9hxx0x-0000INTE1PWMIEI2CEES2SPIEADTKIEEXLVDIEPIIETM3IEAAhxxx-xxxADCDLABhxxx-xxxADCDHTKEOCTKRERUNTKIVCSTKXCAPTKOFFSETATK→ODEAbh110-000TKCONTKPDTKEOCTKRERUNTKIVCSTKXCAPTKOFFSETATK→ODEAbh1111-000xCHSELB0h1111-1111P3P3.7P3.6P3.5P3.4P3.3P3.2P3.1P3.0B1h000-x100LEDCONLEDENLEDBRIT2LEDBRIT1-B2h0100-x100LEDCONLEDRITMLEDBENT2LEDBRIT1LEDBRIT1B3h0000-0000TKCM2TKFJMPJMP∨LSPREADLED4ENLED2EN <th>A4h</th> <th>0101-0101</th> <th>P3MODL</th> <th>P3M</th> <th>OD3</th> <th></th> <th></th> <th>P3M</th> <th>IOD1</th> <th></th> <th></th>	A4h	0101-0101	P3MODL	P3M	OD3			P3M	IOD1						
A7hxxx1-1111TKCHS-TKCHSA8h0x00-0000IEEA-ET2ESET1EX1ET0EX0A9hxx00-0000INTE1PWMIEI2CEES2SPIEADTKIEEXLVDIEP11ETM3IEAAhxxxx-xxxxADCDL $\rightarrow$ DCDL $\rightarrow$ DCDHAbhixxx-xxxxADCDHTKEOCTKRERUNTKIVCSTKXOFFSETATKMODEAEh1111-000xCHSEL $\rightarrow$ DCHSADCVREFSVBGEN-AFh000x-xxxxP0ADIE $-$ OB0h1111-1111P3P3.7P3.6P3.5P3.4P3.3P3.2P3.1P3.0B1h0000-x100LEDCONLEDENLEDENSCLEDHOLDLEDBRITB2h0100-x100LEDCON3LEDMTTNLED7ENLED6ENLED5ENLEDBRITB3h0000-0000TKTMRLLED7ENLED7ENLED6ENLED4ENLED2ENB4h0000-0000TKCON2TKFJMPJMPVALSPREADTKTMRHB8hxx00-0000IPHPT2PSPT1PX1PT0PX0B9hxx00-0000IPHPS2PSP1PADTKIPX2_9LVDPP1PT3B8hxx00-0000IPHPS2PSP1PADTKIPX2_9LVDPP1PT3B8hxx00-0000IPHPS2 <th></th> <th></th> <th></th> <th>P3M</th> <th></th> <th></th> <th></th> <th>P3M</th> <th>OD5</th> <th>P3N</th> <th>-</th>				P3M				P3M	OD5	P3N	-				
A8h0x00-0000IEEA-ET2ESET1EX1ET0EX0A9hxx00-0000INTE1PWMIEI2CEES2SPIEADTKIEEXLVDIEP1IETM3IEAAhxxx-xxxxADCDL $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$ $\rightarrow$ ABhxxx-xxxxADCDH $\rightarrow$ TKEOCTKRERUNTKIVCSTKCACAPTKOFFSET $ATK \rightarrow OE$ ADh1100-0100TKCONTKPDTKEOCTKRERUNTKIVCSTKCACAPTKOFFSET $ATK \rightarrow OE$ AEh1111-000xCHSEL $\rightarrow$ $\rightarrow$ $     -$ AFh000-xxxxPOADIE $\rightarrow$ $P0ADIE$ $     -$ B0h1111-111P3P3.7P3.6P3.5P3.4P3.3P3.2P3.1P3.0B1h0000-x100LEDCONLEDENLEDBRIT2LEDHOLDLEDBRIT1B3h000-0000LEDCON3LEDMITNLEDBRIT2 $ -$ LEDBRIT1B3h000-0000TKTMRLLEDMITNLEDBRIT2 $ -$ LEDBRIT1B3h000-0000TKCON2TKFJMPJMPVALSPREADLED4ENLED3ENLED2ENB4h0000-0000TKCON2TKFJMPJMPVALSPREADTKTMHPT0PX0B4hxx00-0000IPH $ -$ PS1PS1PX1PT0PX0 <tr<< th=""><th></th><th></th><th></th><th>_</th><th>I2CSEL</th><th>TCOE</th><th>T2OE</th><th>-</th><th>_</th><th>-</th><th>TOOE</th></tr<<>				_	I2CSEL	TCOE	T2OE	-	_	-	TOOE				
A9hxx00-0000INTE1PWMIEI2CEES2SPIEADTKIEEXLVDIEP1IETM3IEAAhxxxx-xxxxADCDL $\rightarrow$ <t< th=""><th></th><th></th><th></th><th></th><th>—</th><th></th><th></th><th></th><th></th><th></th><th></th></t<>					—										
AAhxxxx-xxxxADCDLADCDLABhxxxx-xxxxADCDHTKCONTKPDTKEOCTKRERUNTKIVCSTKCAPTKOFFSETATK $\rightarrow$ ODEAEh1110-0100TKCONTKPDTKEOCTKRERUNTKIVCSTKXCAPTKOFFSETATK $\rightarrow$ ODEAEh1111-000xCHSELADCHSADCVREFSVBGENVBGENAFh000x-xxxxP0ADIE $P0ADIE$ $    -$ B0h1111-1111P3P3.7P3.6P3.5P3.4P3.3P3.2P3.1P3.0B1h0000-x100LEDCONLEDENLEDPSCLEDHOLDLEDBRITB2h0100-x100LEDCON2LEDBRITMLEDBRIT2 $ -$ LEDBRIT1B3h0000-0000TKTMRLLEDTENLEDGENLED4ENLED2ENLED2ENB4h0000-0000TKTMRLEDTENLED6ENLED4ENLED2ENLED2ENB4h0000-0000TKTMRLSPREADTKTMRLED2ENLED2ENB5h0000-0000TKCON2TKFJMPJMPVALSPREADTKTMHB8hxx00-0000IPH $ -$ P72PS1P71P71P70B9hxx00-0000IPH $ -$ PS2PSP1PADTKIPX2_9LVDP11PT3B8hxx00-0000IP1H $ -$ PS2HPSP1HPADTKIPX2_9LVDP14PT3HBCh0000-0000SPCAN															
ABh ABh XXX-XXXXADCDHTKEOCTKRERUNTKIVCSTKXCAPTKOFFSETATK $\longrightarrow$ ADh1100-0100TKCONTKPDTKEOCTKRERUNTKIVCSTKXCAPTKOFFSETATK $\longrightarrow$ AEh1111-000xCHSEL $\longrightarrow$ $\longrightarrow$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ AFh000x-xxxxP0ADIE $\longrightarrow$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ B0h1111-1111P3P3.7P3.6P3.5P3.4P3.3P3.2P3.1P3.0B1h0000-x100LEDCONLEDENLEDBRITLEDBRITLEDBRIT $\square$ <td< th=""><th></th><th></th><th></th><th>PWMIE</th><th></th><th></th><th>SPIE</th><th>ADTKIE</th><th>EXLVDIE</th><th>PHE</th><th>TM3IE</th></td<>				PWMIE			SPIE	ADTKIE	EXLVDIE	PHE	TM3IE				
ADh1100-0100TKCONTKPDTKEOCTKRERUNTKIVCSTKXCAPTKOFFSETATK $\longrightarrow$ ODEAEh1111-000xCHSEL $\rightarrow$ DCHS $ADC \lor FFS$ VBGENAFh000x-xxxxP0ADIE $\rightarrow$ DADIE $   -$					AD	UL	1.5	CDU	-	_					
AEh1111-000xCHSEL $\rightarrow$ ADCHSADCVREFSVBGENAFh000x-xxxxP0ADIE $\rightarrow$ P0ADIE $     -$ B0h1111-1111P3P3.7P3.6P3.5P3.4P3.3P3.2P3.1P3.0B1h0000-x100LEDCONLEDENLEDPSCLEDHOLDLEDBRITB2h0100-x100LEDCON2LEDBRITMLEDBRIT2 $-$ LEDBRIT1B3h0000-0000LEDCON3LEDMTENLED8ENLED6ENLED5ENLED4ENLED2ENB4h0000-0000TKTMRLLED8ENLED7ENLED6ENLED4ENLED2ENLED2ENB5h0000-0000TKCON2TKFJMPJMPVALSPREADTKTWRHB8hxx00-0000IPH $ -$ PT2PSPT1PX1PT0PX0B9hxx00-0000IPH $ -$ PS2PSPIPADTKIPX2_9LVDPP1PT3B8hxx00-0000IP1H $ -$ PS2HPSPIHPADTKIHPX2_9LVDHPP1HPT3HB6h0000-0000SPCONSPENMSTRCP0LCPHASSDISLSBFSPCRB9h0000-0000SPCONSPENMSTRCP0LCPHASSDISLSBFSPCRB9h0000-0000SPCONSPENMSTRCP0LCPHASSDISLSBFSPCRB9h0000-0000SPDATSPSTASPIFWCOLMODF <th>-</th> <th></th> <th></th> <th>סמעד</th> <th>TREOC</th> <th>TUDEDIN</th> <th></th> <th></th> <th>TROFFEET</th> <th>A T171</th> <th>JODE</th>	-			סמעד	TREOC	TUDEDIN			TROFFEET	A T171	JODE				
AFh000x-xxxxP0ADIE $   -$ <				INTU			INIVUS				NODE				
B0h1111-1111P3P3.7P3.6P3.5P3.4P3.3P3.2P3.1P3.0B1h0000-x100LEDCONLEDENLEDENLEDBRITLEDBRITLEDBRITLEDBRITB3h0000-000LEDCON3LEDMTENLED8ENLED6ENLED5ENLED4ENLED3ENLED2ENB4h0000-0000TKTMRLLEDMTENLED8ENLED6ENLED6ENLED4ENLED3ENLED2ENB4h0000-0000TKCON2TKFJMPJMPVALSPREADTKTMHLED2ENLED2ENB4h0000-0000TRCON2TKFJMPJMPVALSPREADTKTMHPT0PX0B4hx000-0000IPPT2PSPT1PX1PT0PX0B4hxx00-0000IPHPS2PSPIPADTKIPX2_9LVDPP1PT3B4hx000-0000SPCONSPENMSTRCP0LCPHASSDISLSBFSPCRB4h0000-0000SPCONSPENMSTRCP0LCPHASSDISLSBFSPCRB4h0000-0000SPCONSPENMSTRCP0LCPHASSDISLSBFSPCRB4h0000-0000SPATSPIFWC0LMODFRCV0VFRCVBFSPBSYB4h0000-0000SPATSPIFWC0LMODFLVDSENVPULL							_				_				
B1h0000-x100LEDCONLEDONLEDONLEDONLEDBRITLEDBRITLEDBRITB2h0100-x100LEDCON2LEDBRITMLEDBRIT2LEDBRIT1B3h0000-0000LEDCON3LEDMTENLED8ENLED6ENLED5ENLED4ENLED3ENLED2ENB4h0000-0000TKTMRLLEDMTENLED7ENLED6ENLED5ENLED4ENLED3ENLED2ENB5h0000-0000TKCON2TKFJMPJMPVALSPREADTKTWHPT0PX0B8hxx00-000IPPT2PSPT1PX1PT0PX0B9hxx00-000IPHPS2PSPIPADTKIPX2_9LVDPP1PT3B8hxx00-000IP1HPS2HPSPIHPADTKIHPX2_9LVDHPP1HPT3HB0h0000-0xxxSPEANMSTRCP0LCPHASSDISLSBFSPCKB1h0000-0000SPCONSPIFWCOLMODFRCV0VFRCVBFSPBSYB2h0000-0000SPDATLVDIELVD0LVDSENVPULL				P3.7		P3.5	P3.4		P3.2	P3.1	P3.0				
B2h0100-x100LEDCON2LEDBRITMLEDBRIT2-LEDBRITIB3h0000-0000LEDCON3LEDMTENLED8ENLED7ENLED6ENLED5ENLED4ENLED3ENLED2ENB4h0000-0000TKTMRL-TKFJMPJMPVALSPREADTKTMRHPT0PX0B8hxx00-0000IPPT2PSPT1PX1PT0PX0B9hxx00-0000IPHPT2HPSHPT1HPX1HPT0HPX0HBAhxx00-0000IPHPS2PSPIPADTKIPX2_9LVDPP1PT3BAhxx00-0000IP1HPS2HPSPIHPADTKIHPX2_9LVDHPP1HPT3HBCh0000-0000SPCONSPENMSTRCP0LCPHASSDISLSBFSPCRBDh0000-0000SPCATSPIFWCOLMODFRCV0VFRCVBFSPBSYBFh0xxx-0000LVDSLVDIELVDOLVDSENVPULL									10.2		1 0.0				
B3h0000-0000LEDCON3LEDMTENLED8ENLED7ENLED6ENLED5ENLED4ENLED3ENLED2ENB4h0000-0000 <b>TKTMRL</b> $\mathbf{TKFJMP}$ $\mathbf{JMPVL}$ SPREAD $\mathbf{TKTWRH}$ LED3ENLED2ENB5h0000-0000 <b>IP</b> $ -$ PT2PSPT1PX1PT0PX0B9hxx00-0000 <b>IPH</b> $ -$ PT2HPSHPT1HPX1HPT0HPX0HBAhxx00-0000 <b>IPH</b> $ -$ PS2PSPIPADTKIPX2_9LVDPP1PT3BAhxx00-0000 <b>IP1H</b> $ -$ PS2HPSPIHPADTKIHPX2_9LVDHPP1HPT3HBCh0000-0000 <b>SPCON</b> SPENMSTRCP0LCPHASSDISLSBFSPCRBDh0000-0000 <b>SPCAT</b> SPIFWCOLMODFRCVOVFRCVBFSPBSY $ -$ BEh0000-0000 <b>SPDAT</b> LVDIELVDO $ -$ LVDSENVPULL							~~	-							
B4h0000-0000 <b>TKTMRL</b> TKTMRLB5h0000-0000 <b>TKCON2</b> TKFJMPJMPVALSPREADTKTMRHB8hxx00-0000 <b>IP</b> $ -$ PT2PSPT1PX1PT0PX0B9hxx00-0000 <b>IPH</b> $ -$ PT2HPSHPT1HPX1HPT0HPX0HBAhxx00-0000 <b>IPH</b> $ -$ PS2PSPIPADTKIPX2_9LVDPP1PT3Bhhxx00-0000 <b>IP1H</b> $ -$ PS2HPSPIHPADTKIHPX2_9LVDHPP1HPT3HBCh0000-0000 <b>SPCON</b> SPENMSTRCPOLCPHASSDISLSBFSPCRBDh0000-0xxx <b>SPSTA</b> SPIFWCOLMODFRCVOVFRCVBFSPBSY $ -$ BEh0000-0000 <b>SPDATE</b> LVDO $ -$ LVDSENVPULL							LED6EN	LED5EN	LED4EN		LED2EN				
B5h0000-0000TKCON2TKFJMP $JMP \lor L$ SPREAD $TKTMH$ B8hxx00-0000IPPT2PSPT1PX1PT0PX0B9hxx00-0000IPHPT2HPSHPT1HPX1HPT0HPX0HBAhxx00-0000IP1PS2PSPIPADTKIPX2_9LVDPP1PT3B8hxx00-0000IP1HPS2HPSPIHPADTKIHPX2_9LVDHPP1HPT3HBCh0000-0000SPCONSPENMSTRCP0LCPHASSDISLSBFSPCRBDh0000-0xxxSPSTASPIFWCOLMODFRCVOVFRCVBFSPBSYBEh0000-0000SPDATLVDIELVDOLVDSENVPULL							ТКТ								
B9h         xx00-0000         IPH         -         -         PT2H         PSH         PT1H         PX1H         PT0H         PX0H           BAh         xx00-0000         IP1         -         -         PS2         PSPI         PADTKI         PX2_9LVD         PP1         PT3           BBh         xx00-0000         IP1H         -         -         PS2H         PSPIH         PADTKIH         PX2_9LVDH         PP1H         PT3H           BCh         0000-0000         SPCON         SPEN         MSTR         CPOL         CPHA         SSDIS         LSBF         SPCR           BDh         0000-0xxx         SPSTA         SPIF         WCOL         MODF         RCVOVF         RCVBF         SPBSY         -         -           BEh         0000-0000         SPDAT         SPIF         UVOL         MODF         RCVOVF         RCVBF         SPBSY         -         -           BFh         0xxx-0000         LVDS         LVDIE         LVDO         -         -         LVDS         ENVPULL				TKFJMP	JMP	VAL	SPREAD		TKT	MRH					
BAh         xx00-0000         IP1         -         -         PS2         PSPI         PADTKI         PX2_9LVD         PP1         PT3           BBh         xx00-0000         IP1H         -         -         PS2H         PSPIH         PADTKI         PX2_9LVD         PP1         PT3           BBh         xx00-0000         IP1H         -         -         PS2H         PSPIH         PADTKIH         PX2_9LVDH         PP1H         PT3H           BCh         0000-0000         SPCON         SPEN         MSTR         CPOL         CPHA         SSDIS         LSBF         SPCR           BDh         0000-0xxx         SPSTA         SPIF         WCOL         MODF         RCVOVF         RCVBF         SPBSY         -         -           BEh         0000-0000         SPDAT         SPTA         SVDIE         LVDO         -         -         LVDS         ENVPULL	B8h	xx00-0000	IP	-	-	PT2		PT1			PX0				
BBh         xx00-0000         IP1H         -         -         PS2H         PSPIH         PADTKIH         PX2_9LVDH         PP1H         PT3H           BCh         0000-0000         SPCON         SPEN         MSTR         CPOL         CPHA         SSDIS         LSBF         SPCR           BDh         0000-0xxx         SPSTA         SPIF         WCOL         MODF         RCVOVF         RCVBF         SPBSY         -         -           BEh         0000-0000         SPDAT         SPTA         LVDIE         LVDO         -         -         LVDS         ENVPULL	B9h	xx00-000	IPH	_	_	PT2H	PSH	PT1H	PX1H	PT0H	PX0H				
BCh       0000-0000       SPCON       SPEN       MSTR       CPOL       CPHA       SSDIS       LSBF       SPCR         BDh       0000-0xxx       SPSTA       SPIF       WCOL       MODF       RCVOVF       RCVBF       SPBSY       -       -         BEh       0000-0000       SPDAT       SPIS       -       -       SPIS       -       -         BFh       0xxx-000       LVDS       LVDIE       LVDO       -       -       LVDS       ENVPULL	BAh	xx00-0000	IP1	_	_	PS2	PSPI			PP1	PT3				
BDh         0000-0xxx         SPSTA         SPIF         WCOL         MODF         RCVOVF         RCVBF         SPBSY         -         -           BEh         0000-0000         SPDAT	BBh	xx00-0000	IP1H	_	_	PS2H	PSPIH	PADTKIH	PX2_9LVDH	PP1H	PT3H				
BEh         0000-0000         SPDAT         SPDAT           BFh         0xxx-0000         LVDS         LVDIE         LVDO         -         -         LVDS         ENVPULL	BCh	0000-0000	SPCON	SPEN	MSTR	CPOL	CPHA	SSDIS	LSBF	SP	CR				
BFh 0xxx-0000 LVDS LVDIE LVDO – – LVDS ENVPULL				SPIF	WCOL	MODF	RCVOVF	RCVBF	SPBSY	_	_				
	BEh	0000-0000	SPDAT			. <u> </u>	SPI	DAT							
					LVDO		_		LVDS		ENVPULL				
	C1h	0000-0000	TKPINSEL0				TKPI	NSEL0							



Adr	RST	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
C2h	0000-0000	TKPINSEL1				TKPI	NSEL1					
C3h	0000-0000	TKPINSEL2				TKPI	NSEL2					
C5h	0000-0000	ATKCH0				ATK	KCH0					
C6h	0000-0000	ATKCH1				ATK	KCH1					
C7h	0000-0000	ATKCH2				ATK	KCH2					
C8h	0000-0000	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	CT2N	CPRL2N		
C9h	00xx-xxxx	IAPWE				IAPWE	/ IAPTO		•	•		
CAh	0000-0000	RCP2L				RC	P2L					
CBh	0000-0000	RCP2H				RC	P2H					
CCh	0000-0000	TL2				Т	L2					
CDh	0000-0000	TH2				T	H2					
CEh	0000-0000	EXA2				EX	XA2					
CFh	0000-0000	EXA3				EX	XA3					
D0h	0000-0000	PSW	CY	AC	F0	RS1	RS0	OV	F1	Р		
D1h	1000-0000	PWM0DH				PWN	AODH					
D2h	0000-0000	<b>PWM0DL</b>				PWN	A0DL					
D3h	1000-0000	PWM1DH				PWN	/IDH					
D4h	0000-0000	PWM1DL				PWN	M1DL					
		PWM2DH				PWN	A2DH					
D6h	0000-0000	PWM2DL		PWM2DL								
D8h	00x0-0011	CLKCON	SCKTYPE	CKTYPE FCKTYPE STPSCK STPPCK STPFCK SELFCK CLKPSC								
D9h	1111-1111	PWM0PRDH		PWM0PRDH								
		PWM0PRDL		PWM0PRDL								
		PWM1PRDH					1PRDH					
		PWM1PRDL					1PRDL					
		PWM2PRDH					2PRDH					
		PWM2PRDL					2PRDL					
	0000-0000	ACC	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0		
	000x-0100	MICON	MIEN	MIACKO	MIIF	MIACKI	MISTART	MISTOP	Μ	ICR		
	0000-0000	MIDAT					DAT					
	0000-0000	EXA EXB					XA XB					
	0000-0000	EXB SIADR					۸Ď			CIEN		
	0110-1000 0000-x100	SIADR	MIIE	TXDIE	RCD2IE	SA RCD1IE		TXDF	RCD2F	SIEN RCD1F		
	XXXX-XXXX	SICON SIRCD1	MIIE	IADIE	KCD2IE		- CD1	ΙΛυγ	KUD2F	KUDIF		
		SIKCDI SITXRCD2					RCD2					
	0000-0000	B	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0		
	1111-1111	CRCDL	D./	0.0	J.J			<b>D</b> .2	D.1	<b>D</b> .0		
	1111-1111	CRCDH		CRCDL CRCDH								
	0000-0000	CRCIN		CRCIN								
	xxxx-xxxx	CFGBG	_									
	XXXX-XXXX	CFGWL	_				FRCF	DOLUM				
	0000-1110	AUX2	WI	DTE	PWRSAV	VBGOUT	DIV32	IAP	TE	MULDIV16		
	0000-0000	AUX1	CLRWDT	CLRTM3	TKSOC	ADSOC	LVRPD	T2SEL	TISEL	DPSEL		
Lion	2200 0000		2210.21	2.2111.120			2.14.0	12022	11522	21022		

Flash Address	NAME	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
7FFFh	CFGWH	PROTN	XRSTEN		LVRE		-	MVCLOCKN	FRCPSC



# **SFR & CFGW DESCRIPTION**


Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
80h	PO	7~0	PO	R/W	00h	Port0 data
81h	SP	7~0	SP	R/W	07h	Stack Point
82h	DPL	7~0	DPL	R/W	00h	Data Point low byte
83h	DPH	7~0	DPH	R/W	00h	Data Point high byte
		7	EX9	R/W	0h	External INT9~INT2 pin Interrupt enable and Stop/Halt mode wake
		6	EX8	R/W	0h	up enable.
		5	EX7	R/W	0h	0: Disable INTx pin Interrupt and Stop/Halt mode wake up
84h	INTEX	4	EX6	R/W	0h	1: Enable INTx pin Interrupt and Stop/Halt mode wake up, it can
0411	INIEA	3	EX5	R/W	0h	wake up CPU from Stop/Halt mode no matter EA is 0 or 1
		2	EX4	R/W	0h	
		1	EX3	R/W	0h	(note: EXLVDIE must be 1 at the same time to generate INTx
		0	EX2	R/W	0h	interrupt and wake up)
		7	IE9	R/W	0h	INT9 Interrupt Flag. 1: interrupt asserted, write 0 to clear int flag
		6	IE8	R/W	0h	INT8 Interrupt Flag. 1: interrupt asserted, write 0 to clear int flag
		5	IE7	R/W	0h	INT7 Interrupt Flag. 1: interrupt asserted, write 0 to clear int flag
85h	INTEXF	4	IE6	R/W	0h	INT6 Interrupt Flag. 1: interrupt asserted, write 0 to clear int flag
0.511	INTEAF	3	IE5	R/W	Oh	INT5 Interrupt Flag. 1: interrupt asserted, write 0 to clear int flag
		2	IE4	R/W	0h	INT4 Interrupt Flag. 1: interrupt asserted, write 0 to clear int flag
		1	IE3	R/W	0h	INT3 Interrupt Flag. 1: interrupt asserted, write 0 to clear int flag
		0	IE2	R/W	0h	INT2 Interrupt Flag. 1: interrupt asserted, write 0 to clear int flag
		2	PWM2IF	R/W	0h	PWM2 Interrupt Flag. 1: interrupt asserted, write 0 to clear int flag
86h	INTPWM	1	PWM1IF	R/W	0h	PWM1 Interrupt Flag. 1: interrupt asserted, write 0 to clear int flag
		0	PWM0IF	R/W	0h	PWM0 Interrupt Flag. 1: interrupt asserted, write 0 to clear int flag
		7	SMOD	R/W	0	Set 1 to enable UART1 double baud rate
		3	GF1	R/W	0	General purpose flag bit
87h	PCON	2	GF0	R/W	0	General purpose flag bit
		1	PD	R/W	0	Power down control bit, set 1 to enter STOP (or Halt) mode
		0	IDL	R/W	0	Idle control bit, set 1 to enter IDLE mode
		7	TF1	R/W	0	Timer1 overflow flag Set by H/W when Timer/Counter 1 overflows. Cleared by H/W when CPU vectors into the interrupt service routine.
		6	TR1	R/W	0	Timer1 run control. 1: timer runs; 0: timer stops
		5	TF0	R/W	0	Timer0 overflow flag Set by H/W when Timer/Counter 0 overflows. Cleared by H/W when CPU vectors into the interrupt service routine.
		4	TR0	R/W	0	Timer0 run control. 1:timer runs; 0:timer stops
88h	TCON	3	IE1	R/W	0	External Interrupt 1 (INT1 pin) edge flag Set by H/W when an INT1 pin falling edge is detected. Cleared by H/W when CPU vectors into the interrupt service routine.
		2	IT1	R/W	0	External Interrupt 1 control bit 0: Low level active (level triggered) for INT1 pin 1: Falling edge active (edge triggered) for INT1 pin
		1	IE0	R/W	0	External Interrupt 0 (INT0 pin) edge flag Set by H/W when an INT0 pin falling edge is detected. Cleared by H/W when CPU vectors into the interrupt service routine.
		0	ITO	R/W	0	External Interrupt 0 control bit 0: Low level active (level triggered) for INT0 pin 1: Falling edge active (edge triggered) for INT0 pin



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		7	GATE1	DAV	0	Timer1 gating control bit
		7	GATEI	R/W	0	0: Timer1 enable when TR1 bit is set 1: Timer1 enable only while the INT1 pin is high and TR1 bit is set
						Timer 1 Counter/Timer select bit
		6	CT1N	R/W	0	0: Timer mode, Timer1 data increases at 2 System clock cycle rate
						1: Counter mode, Timer1 data increases at T1 pin's negative edge
						Timer1 mode select 00: 13-bit timer/counter
						01: 16-bit timer/counter
		5~4	TMOD1	R/W	00	10: 8-bit auto-reload timer/counter (TL1). Reloaded from TH1 at
						overflow.
201	THOD					11: Timer1 stops
89h	TMOD	3	GATE0	R/W	0	Timer0 gating control bit 0: Timer0 enable when TR0 bit is set
		5	ONILO	10/11	0	1: Timer0 enable only while the INT0 pin is high and TR0 bit is set
						Timer0 Counter/Timer select bit
		2	CT0N	R/W	0	0: Timer mode, Timer0 data increases at 2 System clock cycle rate
						1: Counter mode, Timer0 data increases at T0 pin's negative edge Timer0 mode select
						00: 13-bit timer/counter
						01: 16-bit timer/counter
		1~0	TMOD0	R/W	00	10: 8-bit auto-reload timer/counter (TL0). Reloaded from TH0 at
						overflow.
						11: TL0 is an 8-bit timer/counter. TH0 is an 8-bit timer/counter using Timer1's TR1 and TF1 bits.
8Ah	TL0	7~0	TL0	R/W	00h	Timer0 data low byte
8Bh	TL1	7~0	TL1	R/W	00h	Timer1 data low byte
8Ch	TH0	7~0	TH0	R/W	00h	Timer0 data high byte
8Dh	TH1	7~0	TH1	R/W	00h	Timer1 data high byte
		7	CM	R/W	0	UART2 Serial port mode select bit 0: Mode1: 8 bit UART2, Baud Rate is variable
		7	7 SM	K/ W	0	1: Mode3: 9 bit UART2, Baud Rate is variable
						UART2 reception enable
		4	REN2	R/W	0	0: Disable reception
		2	TD92	D/W	0	1: Enable reception
8Eh	SCON2	3	TB82 RB82	R/W R/W	0	Transmit Bit 8, the ninth bit to be transmitted in Mode3 Receive Bit 8, contains the ninth bit that was received in Mode3
		2	KD02	10/11	0	Transmit interrupt flag
		1	TI2	R/W	0	Set by H/W at the beginning of the stop bit in Mode 1 & 3. Must be
						cleared by S/W.
		0	RI2	R/W	0	Receive interrupt flag Set by H/W at the sampling point of the stop bit in Mode 1 & 3. Must
		0	K12	10/ 11	0	be cleared by S/W.
						UART2 transmit and receive data. Transmit data is written to this
8Fh	SBUF2	7~0	SBUF2	R/W	-	location and receive data is read from this location, but the paths are
90h	P1	7~0	P1	R/W	FFh	independent. Port1 data
7011	11	,0	11	11/ 11	1.1.11	Port0 CMOS Push-Pull output enable control
91h	POOE	7~0	POOE	R/W	00h	0: Disable
				<u> </u>		1: Enable
92h	92h POLOE	7.0		R/W	00h	Port0 LCD 1/2 bias output enable control 0: Disable
7211	IULUE	<b>OE</b> 7~0	~0 POLOE	17/ 18	0011	1: Enable
						P2.1 Pin Control
		3~2	-2 P2MOD1	R/W	01	00: Mode0; 01: Mode1; 10: Mode2
93h	P2MOD	$\left  - \right $				11: not defined P2.0 Pin Control
		1~0	P2MOD0	R/W	01	00: Mode0; 01: Mode1; 10: Mode2
	Ĩ	02 0			11: not defined	



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		7	UART1W	R/W	0	Set 1 to enable one wire UART1 mode, both TXD/RXD use P3.1 pin.
		5~4	WDTPSC	R/W	00	Watchdog Timer pre-scalar time select 00: 480ms WDT overflow rate 01: 240ms WDT overflow rate 10: 120ms WDT overflow rate 11: 60ms WDT overflow rate
94h	OPTION	3~2	ADCKS	R/W	00	ADC clock rate select 00: $F_{SYSCLK}/32$ 01: $F_{SYSCLK}/16$ 10: $F_{SYSCLK}/8$ 11: $F_{SYSCLK}/4$
		1~0	TM3PSC	R/W	00	Timer3 Interrupt rate 00: Timer3 Interrupt rate is 32768 Slow clock cycle 01: Timer3 Interrupt rate is 16384 Slow clock cycle 10: Timer3 Interrupt rate is 8192 Slow clock cycle 11: Timer3 Interrupt rate is 128 Slow clock cycle
		7	LVDIF	R	-	Low Voltage Detect flag Set by H/W when a low voltage occurs.
		5	TKIF	R/W	0	Touch Key Interrupt Flag Set by H/W at the end of TK conversion if SYSCLK is fast enough. S/W writes DFh to INTFLG or sets the TKSOC bit to clear this flag.
		4	ADIF	R/W	0	ADC interrupt flag Set by H/W at the end of ADC conversion. S/W writes EFh to INTFLG or sets the ADSOC bit to clear this flag.
95h	INTFLG	1	P1IF	R/W	0	Port1 pin change Interrupt flag Set by H/W when a Port1 pin state change is detected and its interrupt enable bit is set (P1WKUP). P1IE does not affect this flag's setting. It is cleared automatically when the program performs the interrupt service routine. S/W can write FDh to INTFLG to clear this bit.
		0	TF3	R/W	0	Timer3 Interrupt Flag Set by H/W when Timer3 reaches TM3PSC setting cycles. It is cleared automatically when the program performs the interrupt service routine. S/W can write FEh to INTFLG to clear this bit.
96h	P1WKUP	7~0	P1WKUP	R/W	00h	<ul><li>P1.7~P1.0 pin individual Wake-up/Interrupt enable control</li><li>0: Disable;</li><li>1: Enable.</li></ul>
		7~0	SWRST	W		Write 56h to generate S/W Reset
97h	SWCMD	7~0	IAPEN	W		Write 65h to set IAPEN control flag; Write other value to clear IAPEN flag. It is recommended to clear it immediately after IAP access.
<i>71</i> 1	Sucur	1	WDTO	R	0	WatchDog Time-Out flag
		0	IAPEN	R	0	Flag indicates Flash memory sectors can be accessed by IAP or not. This bit combines with MVCLOCK to define the accessible IAP area.





Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		7	SM0	R/W	0	UART1 Serial port mode select bit 0, 1 (SM0, SM1) =
		6	SM1	R/W	0	00: Mode0: 8 bit shift register, Baud Rate=F <sub>SYSCLK</sub> /2 01: Mode1: 8 bit UART1, Baud Rate is variable 10: Mode2: 9 bit UART1, Baud Rate=F <sub>SYSCLK</sub> /32 or /64 11: Mode3: 9 bit UART1, Baud Rate is variable
98h	SCON	5	SM2	R/W	0	Serial port mode select bit 2 SM2 enables multiprocessor communication over a single serial line and modifies the above as follows. In Modes 2 & 3, if SM2 is set then the received interrupt will not be generated if the received ninth data bit is 0. In Mode 1, the received interrupt will not be generated unless a valid stop bit is received. In Mode 0, SM2 should be 0.
		4	REN	R/W	0	Set 1 to enable UART1 Reception
		3	TB8	R/W	0	Transmitter bit 8, ninth bit to transmit in Modes 2 and 3
		2	RB8	R/W	0	Receive Bit 8, contains the ninth bit that was received in Mode 2 and 3 or the stop bit is Mode 1 if SM2=0
		1	TI	R/W	0	Transmit Interrupt flag Set by H/W at the end of the eighth bit in Mode 0, or at the beginning of the stop bit in other modes. Must be cleared by S/W
		0	RI	R/W	0	Receive Interrupt flag Set by H/W at the end of the eighth bit in Mode 0, or at the sampling point of the stop bit in other modes. Must be cleared by S/W.
99h	SBUF	7~0	SBUF	R/W	_	UART1 transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the paths are independent.
		7	PWM1IE	R/W	0	<ul> <li>PWM1 Interrupt Enable.</li> <li>0: disable</li> <li>1: enable (note: PWMIE must be 1 at the same time to generate PWM interrupt)</li> </ul>
		6	PWM0IE	R/W	0	<ul> <li>PWM0 Interrupt Enable</li> <li>0: disable</li> <li>1: enable (note: PWMIE must be 1 at the same time to generate PWM interrupt)</li> </ul>
9Eh	PWMOE	2	PWM2OE	R/W	0	PWM2 enable and signal output to P1.6 pin 0: disable 1: enable
		1	PWM10E	R/W	0	PWM1 enable and signal output to P1.3 pin 0: disable 1: enable
		0	PWM0OE	R/W	0	PWM0 enable and signal output to P1.2 pin 0: disable 1: enable
		7	PWM2IE	R/W	0	<ul> <li>PWM2 Interrupt Enable</li> <li>0: disable</li> <li>1: enable (note: PWMIE must be 1 at the same time to generate PWM interrupt)</li> </ul>
9Fh	PWMCLR	2	PWM2CLR	R/W	0	PWM2 clear enable 0: PWM2 is running 1: PWM2 is cleared and held
		1	PWM1CLR	R/W	0	PWM1 clear enable 0: PWM1 is running 1: PWM1 is cleared and held
		0	PWM0CLR	R/W	0	PWM0 clear enable 0: PWM0 is running 1: PWM0 is cleared and held
A0h	P2	7~0	P2	R/W	00h	P2 data



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						PWM2 clock source
		5~4	PWM2CKS	R/W	10	00: F <sub>SYSCLK</sub> 01: F <sub>SYSCLK</sub>
		5-4	I WWIZCKS	IC W	10	10: FRC
						11: FRC x 2
						PWM1 clock source
A1h	PWMCON	3~2	PWM1CKS	R/W	10	00: F <sub>SYSCLK</sub> 01: F <sub>SYSCLK</sub>
AIII		5.42	I WMICK5	10/ 10	10	10: FRC
						11: FRC x 2
						PWM0 clock source
		1~0	PWM0CKS	R/W	10	00: F <sub>SYSCLK</sub> 01: F <sub>SYSCLK</sub>
			1 11100115	10 11	10	10: FRC
						11: FRC x 2
		7~6	P1MOD3	R/W	01	P1.3 Pin Control 00: Mode0; 01: Mode1; 10: Mode2
		/~0	T INIOD5	IX/ W	01	11: Mode3, P1.3 is ADC input
						P1.2 Pin Control
	_	5~4	P1MOD2	R/W	01	00: Mode0; 01: Mode1; 10: Mode2
A2h						11: Mode3, P1.2 is ADC input P1.1 Pin Control
		3~2 P11	P1MOD1	R/W	01	00: Mode0; 01: Mode1; 10: Mode2
						11: Mode3, P1.1 is ADC input
		1~0	P1MOD0	R/W	01	P1.0 Pin Control 00: Mode0; 01: Mode1; 10: Mode2
		1~0				11: Mode3, P1.0 is ADC input
						P1.7 Pin Control
		7~6	P1MOD7	R/W	01	00: Mode0; 01: Mode1; 10: Mode2
						11: Mode3 P1.6 Pin Control
		5~4	P1MOD6	R/W	01	00: Mode0; 01: Mode1; 10: Mode2
A3h	P1MODH					11: Mode3
	110001	3~2	P1MOD5	R/W	/ 01	P1.5 Pin Control 00: Mode0; 01: Mode1; 10: Mode2
		3~2	r IMOD3	N/ W		11: Mode3, P1.5 is ADC input
						P1.4 Pin Control
		1~0	P1MOD4	R/W	01	00: Mode0; 01: Mode1; 10: Mode2
						11: Mode3, P1.4 is ADC input P3.3 Pin Control
		7~6	P3MOD3	R/W	01	00: Mode0; 01: Mode1; 10: Mode2
						11: Mode3, P3.3 is ADC input
		5~4	P3MOD2	R/W	01	P3.2 Pin Control 00: Mode0; 01: Mode1; 10: Mode2
	DUMONT	5~4	1 510002	11/ 11	01	11: Mode3, P3.2 is ADC input
A4h	P3MODL					P3.1 Pin Control
		3~2	P3MOD1	R/W	01	00: Mode0; 01: Mode1; 10: Mode2
						11: Mode3, P3.1 is ADC input P3.0 Pin Control
		1~0	P3MOD0	R/W	01	00: Mode0; 01: Mode1; 10: Mode2
						11: Mode3, P3.0 is ADC input
		7~6	P3MOD7	R/W	00	P3.7 Pin Control 00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3
		~ .	DAMODY	DAT	01	P3.6 Pin Control
A5h	P3MODH	5~4	P3MOD6	R/W	01	00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3
11.511	1 JMODII	3~2	P3MOD5	R/W	01	P3.5 Pin Control
						00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3 P3.4 Pin Control
		1~0	P3MOD4	R/W	01	00: Mode0; 01: Mode1; 10: Mode2; 11: Mode3



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						I2C Pin Select
		6	I2CSEL	R/W	0	0: SCL/SDA = P3.4/P3.5
						1: SCL/SDA = P3.0/P3.1
A6h	PINMOD	5	TCOE	R/W	0	Set 1 to enable "System clock divided by 2" (CKO) output to P1.4 pin
		4	T2OE	R/W	0	Set 1 to enable "Timer2 overflow divided by 2" (T2O) output to P1.0 pin
		0	TOOE	R/W	0	Set 1 to enable "Timer0 overflow divided by 64" (T0O) output to P3.4 pin
A7h	TKCHS	4~0	TKCHS	R/W	1Fh	Specify the first touch key scan channel           00000: TK0 (P3.3)           00001: TK1 (P3.2)           00010: TK2 (P3.1)           00010: TK3 (P3.0)           00100: TK4 (P1.0)           00111: TK5 (P1.1)           00110: TK6 (P1.2)           00111: TK7 (P1.3)           01000: TK8 (P1.4)           01010: TK9 (P1.6)           01010: TK10 (P1.7)           01011: TK11 (P3.6)           01100: TK12 (P3.5)           01101: TK13 (P3.4)           01110: TK16 (P0.3)           10000: TK16 (P0.3)           10001: TK19 (P0.7)           10111: TK19 (P0.7)
		7	EA	R/W	0	<ul> <li>Global interrupt enable control.</li> <li>0: Disable all Interrupts.</li> <li>1: Each interrupt is enabled or disabled by its own interrupt control bit.</li> </ul>
		5	ET2	R/W	0	Set 1 to enable Timer2 interrupt
A8h	IE	4	ES	R/W	0	Set 1 to enable Serial Port (UART1) Interrupt
Aon	IE	3	ET1	R/W	0	Set 1 to enable Timer1 Interrupt
		2	EX1	R/W	0	Set 1 to enable external INT1 pin Interrupt & Stop/Halt mode wake up capability
		1	ET0	R/W	0	Set 1 to enable Timer0 Interrupt
		0	EX0	R/W	0	Set 1 to enable external INT0 pin Interrupt & Stop/Halt mode wake up capability
		7	PWMIE	R/W	0	Set 1 to enable PWM0~PWM2 interrupt
		6	I2CE	R/W	0	Set 1 to enable I <sup>2</sup> C (master/slave) interrupt
		5	ES2	R/W	0	Set 1 to enable Serial Port (UART2) interrupt
		4	SPIE	R/W	0	Set 1 to enable SPI interrupt
A9h	INTE1	3	ADTKIE	R/W	0	Set 1 to enable ADC/Touch Key Interrupt
	INIDI	2	EXLVDIE	R/W	0	Set 1 to enable external INT2~INT9 pin Interrupt, Stop/Halt mode wake up capability and LVD interrupt.
		1	P1IE	R/W	0	Set 1 to enable Port1 Pin Change Interrupt
		0	TM3IE	R/W	0	Set 1 to enable Timer3 Interrupt and Halt mode wake up enable, it can wake up CPU from Halt mode no matter EA is 0 or 1.
AAh	ADCDL	7~4	ADCDL	R	I	ADC data bit 3~0
ABh	ADCDH	7~0	ADCDH	R	_	ADC data bit 11~4



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						Touch Key Power Down
		7	TKPD	R/W	1	0: Touch Key enable; 1: Touch Key disable
		<u> </u>				Touch Key end of conversion flag
		6	TKEOC	R	1	0: Indicates conversion is in progress
		<u> </u>				1: Indicates conversion is finished
						TK Auto re-start, doesn't need to set TKSOC again to restart TK converter.
		~	TUDEDINI	DAV	0	0: Auto re-start disable. TKSOC needs to be executed once for each
		5	TKRERUN	R/W	0	TK conversion
						1: Auto re-start enable. After TKSOC is executed once, TK will be converted continuously without re-executing TKSOC
						Touch Key internal voltage control select
ADh	TKCON	4	TKIVCS	R/W	0	0: VCHG=2.8V; VINT=1.4V
						1: VCHG=3.6V; VINT=1.8V
		3	TKXCAP	R/W	0	Touch Key external capacitor select 0: Keep 0, disable Touch Key external capacitor
		5	11210/11	10,11	0	1: reserved (Do not set to 1)
					ļ	status of non-scan TK
		2	TKOFFSET	R/W	0	0: connect to VSS
						1: connect to AC shielding , connect to VSS@EOC
			ATKMODE			Touch Key Scan Mode
		1~0		R/W	00	00: TK scan method, each channel scan 1 time, max 21 TK channels 01: TK scan method, each channel scan 2 times, max 16 TK channels
						10: TK scan method, each channel scan 4 times, max 8 TK channels
						11: TK scan method, each channel scan 8 times, max 4 TK channels
						ADC channel select 0000: AD0 (P3.3)
						0001: AD1 (P3.2)
		7.4	ADCHS		1111	0010: AD2 (P3.1) 0011: AD3 (P3.0)
						0011: AD3 (P3.0) 0100: AD4 (P1.0)
						0101: AD5 (P1.1)
				R/W		0110: AD6 (P1.2)
		7~4		K/ W	1111	0111: AD7 (P1.3) 1000: AD8 (P1.4)
						1001: AD9 (P1.5)
						1010: Reserved
						1011: V <sub>BG</sub> (Internal Bandgap Reference Voltage) 1100: AD12 (P0.7)
AEh	CHSEL					1101: AD13 (P0.5)
						1110: AD14 (P0.6) 1111: 1/4 V <sub>CC</sub>
						ADC reference voltage. When ADCHS is selected to VBG,
						ADCVREFS must be set to VCC, otherwise ADC conversion will be
		2 2	ADOUDEEC	D /117	00	invalid
		3~2	ADCVREFS	R/W	00	00: VCC 01: V <sub>BG</sub> *2.06V
						10: Reserved
						11: Reserved
						force VBG generator enable
		1	VBGEN	R/W	0	0: VBG generator is automatically enable and disable
						1: Force VBG generator enable included in IDLE mode but disabled in stop mode
						ADC channel input Enable
A 171	DOADTO	7 ~		R/W	000	000: P0.7~P0.4 are digital input
AFh	POADIE	7~5	POADIE			1xx: P0.7 is ADC input x1x: P0.6 is ADC input
						xx1: P0.5 is ADC input
B0h	P3	7~0	P3	R/W	FFh	Port3 data



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		7~6	LEDEN	R/W	00	LED BiD matrix mode enable and duty select 00: LED BiD matrix mode disable 01: LED 1/8 duty (4COM x 4SEG) 10: LED 1/9 duty (4COM x 5SEG) 11: LED 1/10 duty (4COM x 6SEG)
B1h	LEDCON	5~4	LEDPSC	R/W	00	LED clock prescaler select 00: LED clock is FRC divided by 64 01: LED clock is FRC divided by 32 10: LED clock is FRC divided by 16 11: LED clock is FRC divided by 8
		3	LEDHOLD	R/W	0	LED clock hold 0: LED scan 1: LED clock hold
		2~0	LEDBRIT	R/W	100	BiD matrix mode: LED number 0~31, 40~47 brightness control 000: Level 0 (Darkest)  111: Level 7 (Brightest)
		7	LEDBRITM	R/W	0	Brightness smooth control 0: Uniform brightness mode 1: Brightness enhancement mode
B2h	LEDCON2	6~4	LEDBRIT2	R/W	100	BiD matrix mode: LED number 33, 35, 37, 39 brightness control Dot matrix mode: LED number 0~63 brightness control 000: Level 0 (Darkest)
		2~0	LEDBRIT1	R/W	100	111: Level 7 (Brightest)         BiD matrix mode: LED number 32, 34, 36, 38 brightness control         000: Level 0 (Darkest)
		7	LEDMTEN	R/W	0	111: Level 7 (Brightest) LED Dot matrix mode enable 0: disable 1: enable
		6	LED8EN	R/W	0	LED Dot matrix mode enable 0: LED8 disable 1: LED8 enable
		5	LED7EN	R/W	0	LED Dot matrix mode enable 0: LED7 disable 1: LED7 enable
B3h	LEDCON3	4	LED6EN	R/W	0	LED Dot matrix mode enable 0: LED6 disable 1: LED6 enable
		3	LED5EN	R/W	0	LED Dot matrix mode enable 0: LED5 disable 1: LED5 enable
		2	LED4EN	R/W	0	LED Dot matrix mode enable 0: LED4 disable 1: LED4 enable
		1	LED3EN	R/W	0	LED Dot matrix mode enable 0: LED3 disable 1: LED3 enable
		0	LED2EN	R/W	0	LED Dot matrix mode enable 0: LED2 disable 1: LED2 enable
B4h	TKTMRL	7~0	TKTMRL	R/W	0	Touch Key Scan length bit 7~0 adjustment. 00: shortest, FF: longest



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						Internal Touch Key clock frequency auto adjust option
		7	TKFJMP	R/W	0	0: Disable
						1: Enable
		6~5	JAMVAL	R/W	0	Touch Key Clock frequency fine tune , only available in TKFJMP=0
B5h	TKCON2	0~5	JAIVIVAL	K/ W	0	00=frequency slowest, 11=frequency fastest
Don	Incon2					TK spread spectrum
		4	SPREAD	R/W	0	0: Disable
						1: Enable
		3~0	TKTMRH	R/W	0	Touch Key Scan length 11~8 adjustment.
			5774			0000: shortest, 1111: longest
		5	PT2	R/W	0	Timer2 Interrupt Priority Low bit
		4	PS	R/W	0	Serial Port (UART1) Interrupt Priority Low bit
B8h	IP	3	PT1	R/W	0	Timer1 Interrupt Priority Low bit
		2	PX1	R/W	0	External INT1 Pin Interrupt Priority Low bit
		1	PT0	R/W	0	Timer0 Interrupt Priority Low bit
		0	PX0	R/W	0	External INTO Pin Interrupt Priority Low bit
		5	PT2H	R/W	0	Timer2 Interrupt Priority High bit
		4	PSH	R/W	0	Serial Port (UART1) Interrupt Priority High bit
B9h	IPH	3	PT1H	R/W	0	Timer1 Interrupt Priority High bit
		2	PX1H	R/W	0	External INT1 Pin Interrupt Priority High bit
		1	PT0H	R/W	0	Timer0 Interrupt Priority High bit
		0	PX0H	R/W	0	External INTO Pin Interrupt Priority High bit
		7	PPWM	R/W	0	PWM Interrupt Priority Low bit
		6	PI2C	R/W	0	I2C Interrupt Priority Low bit
		5	PS2	R/W	0	Serial Port (UART2) interrupt priority low bit
BAh	IP1	4	PSPI	R/W	0	SPI interrupt priority low bit
		3	PADTKI	R/W	0	ADC/Touch Key Interrupt Priority Low bit
		2	PX2_9LVD	R/W	0	External INT2~INT9 Pin Interrupt Priority Low bit
		1	PP1	R/W	0	Port1 pin change Interrupt Priority Low bit
		0	PT3	R/W	0	Timer3 Interrupt Priority Low bit
		7	PPWMH	R/W	0	PWM Interrupt Priority High bit
		6	PI2CH	R/W	0	I2C Interrupt Priority High bit
		5	PS2H	R/W	0	Serial Port (UART2) interrupt priority high bit
BBh	IP1H	4	PSPIH	R/W	0	SPI interrupt priority high bit
	11 111	3	PADTKIH	R/W	0	ADC/Touch Key Interrupt Priority High bit
		2	PX2_9LVDH	R/W	0	External INT2~INT9 Pin Interrupt Priority High bit
		1	PP1H	R/W	0	Port1 Interrupt Priority High bit
		0	РТ3Н	R/W	0	Timer3 Interrupt Priority High bit



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
		_	67571			SPI enable
		7	SPEN	R/W	0	0: SPI disable
						1: SPI enable Master mode enable
		6	MSTR	R/W	0	0: Slave mode
		Ŭ	MISTIC	10 11	0	1: Master mode
						SPI clock polarity
		5	CPOL	R/W	0	0: SCK is low in idle state
						1: SCK is high in idle state
						SPI clock phase
5.01	~~~~~	4	CPHA	R/W	0	0: Data sample on first edge of SCK period
BCh	SPCON					1: Data sample on second edge of SCK period
		3	SSDIS	R/W	0	SS pin disable 0: Enable SS pin
		3	33D13	K/ W	0	1: Disable SS pin
						LSB first
		2	LSBF	R/W	0	0: MSB first
		2	LODI	10/ 11	Ŭ	1: LSB first
						SPI clock rate
			SPCR	R/W	00	00: FSYSCLK/2
		1~0				01: FSYSCLK/4
						10: FSYSCLK/8
						11: FSYSCLK/16
						SPI interrupt flag This is set by H/W at the end of a data transfer. Cleared by H/W
		7	SPIF	R/W	0	when an interrupt is vectored into. Writing 0 to this bit will clear this
						flag.
				R/W	0	Write collision interrupt flag
		~	WGOI			Set by H/W if write data to SPDAT when SPBSY is set. Write 0 to
		6 WCC	WCOL			this bit or rewrite data to SPDAT when SPBSY is cleared will clear
						this flag.
						Mode fault interrupt flag
BDh	SPSTA	5	MODF	R/W	0	Set by H/W when SSDIS is cleared and SS pin is pulled low in
BDII	5151A	-				Master mode. Write 0 to this bit will clear this flag. When this bit is
						set, the SPEN and MSTR in SPCON will be cleared by H/W.
		4	RCVOVF	DAV	0	Received buffer overrun flag
		4	REVOVF	R/W	0	Set by H/W at the end of a data transfer and RCVBF is set. Write 0 to this bit or read SPDAT register will clear this flag.
		$\left  - \right $				Receive buffer full flag
		3	RCVBF	R/W	0	Set by H/W at the end of a data transfer. Write 0 to this bit or read
		5	ICC V DI	10/ 11	0	SPDAT register will clear this flag.
						SPI busy flag
		2	SPBSY	R	0	Set by H/W when a SPI transfer is in progress.
		+				SPI transmit and receive data
			7~0 SPDAT	R/W	0	The SPDAT register is used to transmit and receive data. Writing
BEh	SPDAT	7~0				data to SPDAT place the data into shift register and start a transfer
	512111					when in master mode. Reading SPDAT returns the contents of the
						receive buffer.



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						Low Voltage Detect interrupt enable
		7	LVDIE	R/W	0	0: Disable
		7			0	1: Enable (note: EXLVDIE must be 1 at the same time to generate
						LVD interrupt)
		6	LVDO	R	-	Low Voltage Detect output
						Low Voltage Detect select
						000: Set LVD at 2.3V
						001: Set LVD at 2.54V
BFh	LVDS					010: Set LVD at 2.78V
		3~1	LVDS	R/W	0	011: Set LVD at 3.04V
						100: Set LVD at 3.28V
						101: Set LVD at 3.54V
						110: Set LVD at 3.8V
						111: Set LVD at 4.04V
					0	Power control, force VPULL enable, Must be set to 0
		0	ENVPULL	R/W		0: Disable
						1: Don't use, cannot be set to 1
						Touch Key TK7~TK0 Channel Select
C1h	<b>TKPINSEL0</b>	7~0	TKPINSEL0	R/W	00	0: Normal IO
						1: Touch Key
<b>G2</b> 1				_		Touch Key TK15~TK8 Channel Select
C2h	TKPINSEL1	'/~0	TKPINSEL1	R/W	00	0: Normal IO
						1: Touch Key Touch Key TK23~TK16 Channel Select
C3h	TKPINSEL2	7~0	TKPINSEL2	R/W	00	0: Normal IO
0.511		, 0	IIII II (DEE2	10 11	00	1: Touch Key
						Auto Touch Key TK7~TK0 Channel Select
C5h	ATKCH0	7~0	ATKCH0	R/W	00	0: Disable auto scan
						1: Enable auto scan
				_		Auto Touch Key TK15~TK8 Channel Select
C6h	ATKCH1	7~0	ATKCH1	R/W	00	0: Disable auto scan
						1: Enable auto scan
C7h	ATKCH2	7~0	ATKCH2	R/W	00	Auto Touch Key TK23~TK16 Channel Select 0: Disable auto scan
C/II	AIKUN2	/~0	AINCH2	r(/ VV	00	1: Enable auto scan
						1. Litaore auto scali



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						Timer2 overflow flag
		7	TF2	R/W	0	Set by H/W when Timer/Counter 2 overflows unless RCLK=1 or
						TCLK=1. This bit must be cleared by S/W.
		6	EXF2	R/W	0	T2EX interrupt pin falling edge flag Set when a capture or a reload is caused by a negative transition on
		0	LAP2	IX/ W	0	T2EX pin if EXEN2=1. This bit must be cleared by S/W.
						UART receive clock control bit
		5	RCLK	R/W	0	0: Use Timer1 overflow as receive clock for serial port in mode 1 or 3
						1: Use Timer2 overflow as receive clock for serial port in mode 1 or 3
			TO U	D III	0	UART transmit clock control bit
		4	TCLK	R/W	0	0: Use Timer1 overflow as transmit clock for serial port in mode 1 or 3 1: Use Timer2 overflow as transmit clock for serial port in mode 1 or 3
						T2EX pin enable
		2	EVEND	DAV	0	0: T2EX pin disable
C8h	T2CON	3	EXEN2	R/W	0	1: T2EX pin enable, it cause a capture or reload when a negative
						transition on T2EX pin is detected if RCLK=TCLK=0
		2	TDO	DAV	0	Timer2 run control
		2	TR2	R/W	0	0:timer stops 1:timer runs
						Timer Counter/Timer select bit
		1	CT2N	R/W	0	0: Timer mode, Timer2 data increases at 2 System clock cycle rate
						1: Counter mode, Timer2 data increases at T2 pin's negative edge
						Timer2 Capture/Reload control bit
						0: Reload mode, auto-reload on Timer2 overflows or negative transitions on T2EX pin if EXEN2=1.
		0	CPRL2N	R/W	0	1: Capture mode, capture on negative transitions on T2EX pin if
		Ű	CI 1(121)	10 11	0	EXEN2=1.
						If RCLK=1 or TCLK=1, CPRL2N is ignored and timer is forced
						to auto-reload on Timer2 overflow.
						Write 4Ah to enable one byte IAP write to ROM[7A00~7BFF] Write 4Ch to enable one byte IAP write to ROM[7C00~7DFF]
		7~0	IAPWE	W	_	Write BAh to enable ERASE 512 byte of ROM[7C00~7BFF]
Gol						Write BCh to enable ERASE 512 byte of ROM[7C00~7DFF]
C9h	IAPWE					Write other value to disable IAP write
		_				Flag indicates Flash memory can be written by IAP or not
		7	IAPWE	R	0	0: IAP Write/Erase disable 1: IAP Write/Erase enable
						IAP (or EEPROM write) Time-Out flag
C9h	IAPWE	6	IAPTO	R	0	Set by H/W when IAP (or EEPROM write) Time-out occurs.
2711		Ĭ				Cleared by H/W when IAPWE=0 (or EEPWE=0).
CAh	RCP2L	7~0	RCP2L	R/W	00h	Timer2 reload/capture data low byte
CBh	RCP2H	7~0	RCP2H	R/W	00h	Timer2 reload/capture data high byte
CCh	TL2	7~0	TL2	R/W	00h	Timer2 data low byte
CDh	TH2	7~0	TH2	R/W	00h	Timer2 data high byte
CEh	EXA2	7~0	EXA2	R/W	00h	Expansion accumulator 2
CFh	EXA3	7~0 7	EXA3 CY	R/W R/W	00h 0	Expansion accumulator 3 ALU carry flag
		6	AC	R/W	0	ALU auxiliary carry flag
		5	F0	R/W	0	General purpose user-definable flag
		4	RS1	R/W	0	Register Bank Select bit 1
D0h	PSW	3	RS0	R/W	0	Register Bank Select bit 0
		2	OV	R/W	0	ALU overflow flag
		1	F1	R/W	0	General purpose user-definable flag
		0	Р	R/W	0	Parity flag
						PWM0 duty high byte
D1h	<b>PWM0DH</b>	7~0	PWM0DH	R/W	80H	write sequence: PWM0DL then PWM0DH
		$\left  \right $				read sequence: PWM0DH then PWM0DL
D2h	<b>PWM0DL</b>	7~0	PWM0DL	R/W	00H	PWM0 duty low byte write sequence: PWM0DL then PWM0DH
D211	I WINDL	/ 0	I WINDL	17/ 11	0011	read sequence: PWM0DH then PWM0DL
		1		I		



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
						PWM1 duty high byte
D3h	PWM1DH	7~0	PWM1DH	R/W	80H	write sequence: PWM1DL then PWM1DH
						read sequence: PWM1DH then PWM1DL
						PWM1 duty low byte
D4h	<b>PWM1DL</b> 7~0 PWM1DL R/W		R/W	00H	write sequence: PWM1DL then PWM1DH	
					read sequence: PWM1DH then PWM1DL	
						PWM2 duty high byte
D5h	PWM2DH	7~0	PWM2DH	R/W	80H	write sequence: PWM2DL then PWM2DH
						read sequence: PWM2DH then PWM2DL
						PWM2 duty low byte
D6h	PWM2DL	7~0	PWM2DL	R/W	00H	write sequence: PWM2DL then PWM2DH
						read sequence: PWM2DH then PWM2DL
						Slow clock Type. This bit can be changed only in Fast mode
		7	SCKTYPE	R/W	0	(SELFCK=1)
		,	benind	10 11	Ū	0: SRC
						1: SXT, P2.0 and P2.1 are crystal pins
						Fast clock type. This bit can be changed only in Slow mode
		_			-	(SELFCK=0).
		6	FCKTYPE	R/W	0	0: FRC
						1: FXT, P2.0 and P2.1 are crystal pins, oscillator gain is high for
		_	ampagu			FXT
	a	5	STPSCK	R/W	1	Set 1 to stop Slow clock after PD=1 (Halt / Stop mode control)
D8h	CLKCON	4	STPPCK	R/W	0	Set 1 to stop UART/Timer0/1/2 clock in Idle mode for current reducing.
	3 STPFCK		R/W	0	Set 1 to stop Fast clock for power saving in Slow/Idle mode. This bit	
				-	can be changed only in Slow mode.	
	2 SELFCK		R/W	0	System clock select. This bit can be changed only when STPFCK=0.	
					0: Slow clock	
						1: Fast clock System clock prescaler. Effective after 16 clock cycles (Max.) delay.
						00: System clock is Fast/Slow clock divided by 16
		1~0	CLKPSC	R/W	11	01: System clock is Fast/Slow clock divided by 4
		1.0	CLM SC	10/00	11	10: System clock is Fast/Slow clock divided by 2
						11: System clock is Fast/Slow clock divided by 2
						PWM0 period high byte
D9h	<b>PWM0PRDH</b>	7~0	PWM0PRDH	R/W	FFH	write sequence: PWM0PRDL then PWM0PRDH
						read sequence: PWM0PRDH then PWM0PRDL
						PWM0 period low byte
DAh	<b>PWM0PRDL</b>	7~0	PWM0PRDL	R/W	FFH	write sequence: PWM0PRDL then PWM0PRDH
						read sequence: PWM0PRDH then PWM0PRDL
						PWM1 period high byte
DBh	PWM1PRDH	7~0	PWM1PRDH	R/W	FFH	write sequence: PWM1PRDL then PWM1PRDH
						read sequence: PWM1PRDH then PWM1PRDL
						PWM1 period low byte
DCh	PWM1PRDL	7~0	PWM1PRDL	R/W	FFH	write sequence: PWM1PRDL then PWM1PRDH
			read sequence: PWM1PRDH then PWM1PRDL			
DDI		<b>–</b> •		D /11/	DET	PWM2 period high byte
DDh			write sequence: PWM2PRDL then PWM2PRDH			
	read sequence: PWM2PRDH then PWM2PRDL PWM2 period low byte					
DEF	DWMADDDT	7 0	DWMODDI	D/W	EEU	PWM2 period low byte
DEh				read sequence: PWM2PRDL then PWM2PRDH read sequence: PWM2PRDH then PWM2PRDL		
FOb	ACC	7~0	ACC	D/W/	00h	Accumulator
E0h	ACC	/~0	ALL	R/W	UUII	Accumulator



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description																			
		_		DAU	0	Master I <sup>2</sup> C enable																			
		7	MIEN	R/W	0	0: disable 1: enable																			
						When Master I <sup>2</sup> C receive data, send acknowledge to I <sup>2</sup> C Bus																			
		6	MIACKO	R/W	0	0: ACK to slave device																			
						1: NACK to slave device																			
		F	MILE	DAV	0	Master I <sup>2</sup> C Interrupt flag																			
		5	MIIF	R/W	0	0: write 0 to clear it 1: Master I <sup>2</sup> C transfer one byte complete																			
						When Master I <sup>2</sup> C transfer, acknowledgement form I <sup>2</sup> C bus (read only)																			
E1h	MICON	4	MIACKI	R	-	0: ACK received																			
						1: NACK received																			
		3	MISTART	R/W	0	Master I <sup>2</sup> C Start bit 1: start I <sup>2</sup> C bus transfer																			
		2	MIGTOD	R/W	1	Master I <sup>2</sup> C Stop bit																			
		2	MISTOP	K/W	1	1: send STOP signal to stop I <sup>2</sup> C bus																			
						Master I <sup>2</sup> C (SCL) clock frequency selection																			
		1~0	MICR	R/W	00	00: Fsys/4 (ex. If Fsys=18MHz, $I^2C$ clock is 4.5M Hz) 01: Fsys/16 (ex. If Fsys=18MHz, $I^2C$ clock is 1.1M Hz)																			
		1 0	where	10 11	00	10: Fsys/64 (ex. If Fsys=18MHz, $1^{2}$ C clock is 281K Hz)																			
						11: Fsys/256 (ex. If Fsys=18MHz, I <sup>2</sup> C clock is 70K Hz)																			
						Master I <sup>2</sup> C data shift register																			
E2h	MIDAT	7~0	MIDAT	DAV	00	(W): After Start and before Stop condition, write this register will resume transmission to I <sup>2</sup> C bus																			
E2n	MIDAI	/~0	MIDAI	R/W	00	(R): After Start and before Stop condition, read this register will																			
						(R): After Start and before stop condition, read this register will resume receiving from $I^2C$ bus																			
E6h	EXA	7~0	EXA	R/W	00h	Expansion accumulator																			
E7h	EXB	7~0	EXB	R/W	00h	Expansion B register																			
		7~1	SA	R/W	64h	Slave I <sup>2</sup> C address assigned																			
E9h	Ph <b>SIADR</b> 0		0 SIEN	R/W		Slave I <sup>2</sup> C enable																			
					0	0: disable 1: enable																			
						$I^2C$ Master interrupt enable																			
		7	MIIE	R/W	0	0: disable																			
						1: enable																			
		6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	TXDIE	R/W	0	Slave I $^{\mathbf{C}}$ transmission completed interrupt enable 0: disable
		0	IADIE	IX/ VV	0	1: enable																			
						Slave I C DATA2(SITXRCD2) reception completed interrupt enable																			
		5	RCD2IE	R/W	0	0: disable																			
						1: enable Slave I <sup>2</sup> C DATA1(SIRCD1) reception completed interrupt enable																			
	~~~~~	4	RCD1IE	R/W	0	0: disable																			
EAh	SICON		-		-	1: enable																			
				DAV		Slave I <sup>2</sup> C transmission completed interrupt flag																			
		2	TXDF	R/W	1	0: write 0 to clear it 1: Set by H/W when Slave I <sup>2</sup> C transmission complete																			
						Slave I <sup>C</sup> DATA2(SITXRCD2) reception completed interrupt flag																			
		1	RCD2F	R/W	0	0: write 0 to clear it																			
			NCD21	1\(\) \(\)	0	1: Set by H/W when Slave I <sup>2</sup> C DATA2(SITXRCD2) reception																			
						complete enable																			
1						Slave IZC DATA (SIRCD) recention completed interrupt the																			
		0	RCD1F	R/W	0	Slave I <sup>2</sup> C DATA1(SIRCD1) reception completed interrupt flag 0: write 0 to clear it																			
		0	RCD1F	R/W	0																				
EBh	SIRCD1	0 7~0	RCD1F SIRCD1	R/W R	0	0: write 0 to clear it 1: Set by H/W when Slave I <sup>2</sup> C DATA1(SIRCD1) reception complete Slave I <sup>2</sup> C data receive register1 (DATA1)																			
		7~0	SIRCD1	R	-	0: write 0 to clear it 1: Set by H/W when Slave I <sup>2</sup> C DATA1(SIRCD1) reception complete Slave I <sup>2</sup> C data receive register1 (DATA1) Slave I <sup>2</sup> C transmit and receive data register																			
EBh ECh	SIRCD1 SITXRCD2				-	0: write 0 to clear it 1: Set by H/W when Slave I <sup>2</sup> C DATA1(SIRCD1) reception complete Slave I <sup>2</sup> C data receive register1 (DATA1) Slave I <sup>2</sup> C transmit and receive data register Read: Slave I <sup>2</sup> C data receive register2 (DATA2)																			
		7~0	SIRCD1	R	-	0: write 0 to clear it 1: Set by H/W when Slave I <sup>2</sup> C DATA1(SIRCD1) reception complete Slave I <sup>2</sup> C data receive register1 (DATA1) Slave I <sup>2</sup> C transmit and receive data register Read: Slave I <sup>2</sup> C data receive register2 (DATA2) Write: Slave I <sup>2</sup> C data transmission register (TXD)																			
ECh	SITXRCD2	7~0 7~0	SIRCD1 SITXRCD2	R R/W		0: write 0 to clear it 1: Set by H/W when Slave I <sup>2</sup> C DATA1(SIRCD1) reception complete Slave I <sup>2</sup> C data receive register1 (DATA1) Slave I <sup>2</sup> C transmit and receive data register Read: Slave I <sup>2</sup> C data receive register2 (DATA2)																			

\_\_\_\_\_



Adr	SFR	Bit#	Bit Name	R/W	Rst	Description
F3h	CRCIN	7~0	CRCIN	W	_	CRC input data
F5h	CFGBG	3~0	BGTRIM	R/W	-	VBG trimming value (Chip Reserved)
F6h	CFGWL	6~0	FRCF	R/W	_	FRC frequency adjustment, automatically load the calibration value after power-on 00h: lowest frequency 7Fh: highest frequency
		7~6	WDTE	R/W		Watchdog Timer Reset control 0x: WDT disable 10: WDT enable in Fast/Slow mode, disable in Idle/Halt/Stop mode 11: WDT always enable
	7h <b>AUX2</b>		PWRSAV	R/W	_	Power saving mode control 0: No power saving 1: Power saving, disable LVR in IDLE/HALT/STOP mode
F7h			VBGOUT	R/W	0	<ul> <li>Bandgap voltage output control</li> <li>0: P3.2 as normal I/O</li> <li>1: Bandgap voltage output to P3.2 pin, The additional condition VBGEN=1 (AEh.1) should be set.</li> </ul>
		3	DIV32	R/W	0	only active when MULDVI16 =1 0: instruction DIV as 16/16 bit division operation 1: instruction DIV as 32/16 bit division operation
	2~1 0 M		IAPTE	R/W	00	IAP watchdog timer enable 00: Disable 01: wait 0.8mS trigger watchdog time-out flag 10: wait 3.2mS trigger watchdog time-out flag 11: wait 6.4mS trigger watchdog time-out flag
			MULDIV16	R/W	0	0: instruction MUL/DIV as 8*8, 8/8 operation 1: instruction MUL/DIV as 16*16, 16/16 or 32/16 operation
		7	CLRWDT	R/W	0	Set 1 to clear WDT, H/W auto clear it at next clock cycle
		6	CLRTM3	R/W	0	Set 1 to clear Timer3, HW auto clear it at next clock cycle.
		5	TKSOC	R/W	0	Touch Key Start of Conversion Set 1 to start Touch Key conversion. If SYSCLK is fast enough, this bit will be cleared by H/W at the end of conversion. S/W can also write 0 to clear this flag.
	F8h AUX1 3		ADSOC	R/W	0	ADC Start of Conversion Set 1 to start ADC conversion. Cleared by H/W at the end of conversion. S/W can also write 0 to clear this flag.
F8h			LVRPD	R/W	0	Low Voltage Reset function select 0: enable LVR 1: disable LVR
			T2SEL	R/W	0	Timer2 counter mode (CT2N=1) input select 0: P1.0 (T2) pin (8051standard) 1:Slow clock divide by 16 (SLOWCLK/16)
		1	T1SEL	R/W	0	Timer1 counter mode (CT1N=1) input select 0: P3.5 (T1) pin (8051 standard) 1: Slow clock divide by 16 (SLOWCLK/16)
		0	DPSEL	R/W	0	Active DPTR Select



Adr	Flash	Bit#	Bit Name	Description
		7	PROTN	Flash Code Protect, 0=Protect
		6	XRSTEN	External Pin Reset enable, 0=enable.
				Low Voltage Reset function select
				000: Set LVR at 2.3V
				001: Set LVR at 2.54V
				010: Set LVR at 2.78V
		5~3	LVRE	011: Set LVR at 3.04V
7FFFh	CFGWH			100: Set LVR at 3.28V
				101: Set LVR at 3.54V
				110: Set LVR at 3.8V
				111: Set LVR at 4.04V
		1	MVCLOCKN	If 0, the MOVC & MOVX instruction's accessibility to MOVC-Lock area is limited.
				FRC frequency select
		0	FRCPSC	0: 9.216MHz
				1: 18.432MHz



# **INSTRUCTION SET**

Instructions are 1, 2 or 3 bytes long as listed in the 'byte' column below. Each instruction takes 1~8 System clock cycles to execute as listed in the 'cycle' column below.

	ARITHMETIC			
Mnemonic	Description	byte	cycle	opcode
ADD A,Rn	Add register to A	1	2	28-2F
ADD A,dir	Add direct byte to A	2	2	25
ADD A,@Ri	Add indirect memory to A	1	2	26-27
ADD A,#data	Add immediate to A	2	2	24
ADDC A,Rn	Add register to A with carry	1	2	38-3F
ADDC A,dir	Add direct byte to A with carry	2	2	35
ADDC A,@Ri	Add indirect memory to A with carry	1	2	36-37
ADDC A,#data	Add immediate to A with carry	2	2	34
SUBB A,Rn	Subtract register from A with borrow	1	2	98-9F
SUBB A,dir	Subtract direct byte from A with borrow	2	2	95
SUBB A,@Ri	Subtract indirect memory from A with borrow	1	2	96-97
SUBB A,#data	Subtract immediate from A with borrow	2	2	94
INC A	Increment A	1	2	04
INC Rn	Increment register	1	2	08-0F
INC dir	Increment direct byte	2	2	05
INC @Ri	Increment indirect memory	1	2	06-07
DEC A	Decrement A	1	2	14
DEC Rn	Decrement register	1	2	18-1F
DEC dir	Decrement direct byte	2	2	15
DEC @Ri	Decrement indirect memory	1	2	16-17
INC DPTR	Increment data pointer	1	4	A3
MUL AB	Multiply A by B	1	8 / 16	A4
DIV AB	Divide A by B	1	8/16/32	84
DA A	Decimal Adjust A	1	2	D4

	LOGICAL							
Mnemonic	Description	byte	cycle	opcode				
ANL A,Rn	AND register to A	1	2	58-5F				
ANL A,dir	AND direct byte to A	2	2	55				
ANL A,@Ri	AND indirect memory to A	1	2	56-57				
ANL A,#data	AND immediate to A	2	2	54				
ANL dir,A	AND A to direct byte	2	2	52				
ANL dir,#data	AND immediate to direct byte	3	4	53				
ORL A,Rn	OR register to A	1	2	48-4F				
ORL A,dir	OR direct byte to A	2	2	45				
ORL A,@Ri	OR indirect memory to A	1	2	46-47				
ORL A,#data	OR immediate to A	2	2	44				
ORL dir,A	OR A to direct byte	2	2	42				
ORL dir,#data	OR immediate to direct byte	3	4	43				
XRL A,Rn	Exclusive-OR register to A	1	2	68-6F				
XRL A,dir	Exclusive-OR direct byte to A	2	2	65				
XRL A, @Ri	Exclusive-OR indirect memory to A	1	2	66-67				
XRL A,#data	Exclusive-OR immediate to A	2	2	64				
XRL dir,A	Exclusive-OR A to direct byte	2	2	62				
XRL dir,#data	Exclusive-OR immediate to direct byte	3	4	63				
CLR A	Clear A	1	2	E4				
CPL A	Complement A	1	2	F4				
SWAP A	Swap Nibbles of A	1	2	C4				



LOGICAL						
Mnemonic	Description	byte	cycle	opcode		
RL A	Rotate A left	1	2	23		
RLC A	Rotate A left through carry	1	2	33		
RR A	Rotate A right	1	2	03		
RRC A	Rotate A right through carry	1	2	13		

	DATA TRANSFER						
Mnemonic	Description	byte	cycle	opcode			
MOV A,Rn	Move register to A	1	2	E8-EF			
MOV A,dir	Move direct byte to A	2	2	E5			
MOV A,@Ri	Move indirect memory to A	1	2	E6-E7			
MOV A,#data	Move immediate to A	2	2	74			
MOV Rn,A	Move A to register	1	2	F8-FF			
MOV Rn,dir	Move direct byte to register	2	4	A8-AF			
MOV Rn,#data	Move immediate to register	2	2	78-7F			
MOV dir,A	Move A to direct byte	2	2	F5			
MOV dir,Rn	Move register to direct byte	2	4	88-8F			
MOV dir,dir	Move direct byte to direct byte	3	4	85			
MOV dir,@Ri	Move indirect memory to direct byte	2	4	86-87			
MOV dir,#data	Move immediate to direct byte	3	4	75			
MOV @Ri,A	Move A to indirect memory	1	2	F6-F7			
MOV @Ri,dir	Move direct byte to indirect memory	2	4	A6-A7			
MOV @Ri,#data	Move immediate to indirect memory	2	2	76-77			
MOV DPTR,#data	Move immediate to data pointer	3	4	90			
MOVC A,@A+DPTR	Move code byte relative DPTR to A	1	4	93			
MOVC A,@A+PC	Move code byte relative PC to A	1	4	83			
MOVX A,@Ri	Move external data(A8) to A	1	4	E2-E3			
MOVX A,@DPTR	Move external data(A16) to A	1	4	E0			
MOVX @Ri,A	Move A to external data(A8)	1	4	F2-F3			
MOVX @DPTR,A	Move A to external data(A16)	1	4	F0			
PUSH dir	Push direct byte onto stack	2	4	C0			
POP dir	Pop direct byte from stack	2	4	D0			
XCH A,Rn	Exchange A and register	1	2	C8-CF			
XCH A,dir	Exchange A and direct byte	2	2	C5			
XCH A,@Ri	Exchange A and indirect memory	1	2	C6-C7			
XCHD A,@Ri	Exchange A and indirect memory nibble	1	2	D6-D7			

BOOLEAN						
Mnemonic	Description	byte	cycle	opcode		
CLR C	Clear carry	1	2	C3		
CLR bit	Clear direct bit	2	2	C2		
SETB C	Set carry	1	2	D3		
SETB bit	Set direct bit	2	2	D2		
CPL C	Complement carry	1	2	B3		
CPL bit	Complement direct bit	2	2	B2		
ANL C,bit	AND direct bit to carry	2	4	82		
ANL C,/bit	AND direct bit inverse to carry	2	4	B0		
ORL C,bit	OR direct bit to carry	2	4	72		
ORL C,/bit	OR direct bit inverse to carry	2	4	A0		
MOV C,bit	Move direct bit to carry	2	2	A2		
MOV bit,C	Move carry to direct bit	2	4	92		



	BRANCHING							
Mnemonic	Description	byte	cycle	opcode				
ACALL addr 11	Absolute jump to subroutine	2	4	11-F1				
LCALL addr 16	Long jump to subroutine	3	4	12				
RET	Return from subroutine	1	4	22				
RETI	Return from interrupt	1	4	32				
AJMP addr 11	Absolute jump unconditional	2	4	01-E1				
LJMP addr 16	Long jump unconditional	3	4	02				
SJMP rel	Short jump (relative address)	2	4	80				
JC rel	Jump on carry $= 1$	2	4	40				
JNC rel	Jump on carry $= 0$	2	4	50				
JB bit,rel	Jump on direct bit $= 1$	3	4	20				
JNB bit,rel	Jump on direct bit $= 0$	3	4	30				
JBC bit,rel	Jump on direct bit $= 1$ and clear	3	4	10				
JMP @A+DPTR	Jump indirect relative DPTR	1	4	73				
JZ rel	Jump on accumulator $= 0$	2	4	60				
JNZ rel	Jump on accumulator $\neq 0$	2	4	70				
CJNE A, dir, rel	Compare A, direct, jump not equal relative	3	4	B5				
CJNE A,#data,rel	Compare A, immediate, jump not equal relative	3	4	B4				
CJNE Rn,#data,rel	Compare register, immediate, jump not equal relative	3	4	B8-BF				
CJNE @Ri,#data,rel	Compare indirect, immediate, jump not equal relative	3	4	B6-B7				
DJNZ Rn,rel	Decrement register, jump not zero relative	2	4	D8-DF				
DJNZ dir,rel	Decrement direct byte, jump not zero relative	3	4	D5				

MISCELLANEOUS						
Mnemonic	Description	byte	cycle	opcode		
NOP	No operation	1	2	00		

In the above table, an entry such as E8-EF indicates a continuous block of hex opcodes used for 8 different registers, the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as 11-F1 (for example), are used for absolute jumps and calls with the top 3 bits of the code being used to store the top three bits of the destination address.



# **ELECTRICAL CHARACTERISTICS**

## **1.** Absolute Maximum Ratings (T<sub>A</sub>=25°C)

Parameter	Rating	Unit
Supply voltage	$V_{SS}$ -0.3 ~ $V_{SS}$ +5.5	
Input voltage	$V_{SS} - 0.3 \sim V_{CC} + 0.3$	V
Output voltage	$V_{SS} - 0.3 \sim V_{CC} + 0.3$	
All pins output current high	-80	
All pins output current low	+150	mA
Maximum Operating Voltage	5.5	V
Operating temperature	-40 ~ +85	20
Storage temperature	-65 ~ +150	°C



## **2. DC Characteristics** ( $T_A=25$ °C, $V_{CC}=2.2V \sim 5.5V$ )

Parameter	Symbol	С	Min	Тур	Max	Unit	
Operating Voltage	V <sub>CC</sub>	F <sub>SYSCLK</sub> =18.432 MHz		2.2	-	5.5	V
Input High	V	All Input	V <sub>CC</sub> =5V	0.6V <sub>CC</sub>	-	_	V
Voltage	$V_{IH}$	All Input	V <sub>CC</sub> =3V	$0.6V_{CC}$	_	-	V
Input Low Voltage	V <sub>IL</sub>	All Input	V <sub>CC</sub> =5V	—	—	$0.2V_{CC}$	V
input Low Voltage	v <sub>IL</sub>	An input	V <sub>CC</sub> =3V	—	—	0.2V <sub>CC</sub>	V
			V <sub>CC</sub> =5V, V <sub>OH</sub> =0.9V <sub>CC</sub>	5.5	11	_	_
I/O Port Source	I <sub>OH</sub>	All Output	V <sub>CC</sub> =5V, V <sub>OH</sub> =0.6V <sub>CC</sub>	15	30		mA
Current	TOH	7 in Output	V <sub>CC</sub> =3V, V <sub>OH</sub> =0.9V <sub>CC</sub>	2.5	4.5	_	
			V <sub>CC</sub> =3V, V <sub>OH</sub> =0.6V <sub>CC</sub>	7	13		
I/O Port Sink	I <sub>OL</sub>	All Output,	$V_{CC}=5V,$ $V_{OL}=0.1V_{CC}$	40	65	_	mA
Current			V <sub>CC</sub> =3V, V <sub>OL</sub> =0.1V <sub>CC</sub>	20	30	-	
		FAST mode	FRC=18.432 MHz V <sub>CC</sub> =5V	_	4	_	mA
		FAST mode	FRC=18.432 MHz V <sub>CC</sub> =3V	_	3.5	_	
		SLOW mode	V <sub>CC</sub> =3V	_	0.22	_	
			V <sub>CC</sub> =5V	-	0.2	_	
		IDLE mode	SRC, V <sub>CC</sub> =5V	-	200	-	
		PWRSAV=0	SRC, V <sub>CC</sub> =3V	—	183	—	
Supply Current	I <sub>DD</sub>	IDLE mode	V <sub>CC</sub> =5V	_	183	_	
Supply Current	IDD	PWRSAV=1	V <sub>CC</sub> =3V	_	166	_	
		STOP mode	V <sub>CC</sub> =5V	_	65	_	
		PWRSAV=0	V <sub>CC</sub> =3V	-	55	_	
		STOP mode	V <sub>CC</sub> =5V	_	10	_	μA
		PWRSAV=1	V <sub>CC</sub> =3V	_	4	_	-
		HALT mode PWRSAV=0	V <sub>CC</sub> =5V	—	68	-	
			V <sub>CC</sub> =3V		57	_	
		HALT mode	V <sub>CC</sub> =5V	—	13	-	
		PWRSAV=1	V <sub>CC</sub> =3V	-	6	_	
System Clock Frequency	F <sub>SYSCLK</sub>	$V_{CC}$ >LVR <sub>TH</sub>	V <sub>CC</sub> =2.2V	_	_	18.432	MHz





Parameter	Symbol	C	onditions	Min	Тур	Max	Unit
				_	2.3	_	
				_	2.54	_	
				_	2.78	_	
LVR Reference				_	3.04	_	
Voltage	V <sub>LVR</sub>	-	$\Gamma_{\rm A}=25^{\circ}{\rm C}$	_	3.28	_	V
				_	3.54	_	
			_	3.8	_		
			_	4.04	_		
LVR Hysteresis Voltage	V <sub>HYST</sub>	7	_	±0.1	_	V	
	V <sub>LVD</sub>			_	2.3	_	
				_	2.54	_	
				_	2.78	_	
LVD Reference		T <sub>A</sub> =25°C	_	3.04	_		
Voltage			$I_A = 25^{\circ}C$	_	3.28	_	v
				_	3.54	_	]
				_	3.8	-	1
				_	4.04	_	
Low Voltage Detection time	t <sub>LVR</sub>	T <sub>A</sub> =25°C		100	_	—	μs
Dull Up Desistor	D	V <sub>IN</sub> =0V	V <sub>CC</sub> =5V		35		ΚΩ
Pull-Up Resistor	R <sub>P</sub>	$\mathbf{v}_{\mathrm{IN}}$ –U v	V <sub>CC</sub> =3V		60	_	K12



## **3.** Clock Timing $(T_A = -40^{\circ}C \sim +85^{\circ}C)$

Parameter	Condition	Min	Тур	Max	Unit
FRC Frequency	-40°C ~ 105°C, V <sub>CC</sub> =5.0V	-1%	18.432	+1%	MHz
	$-20^{\circ}$ C ~ 85°C, V <sub>CC</sub> =3.0 ~ 5.0V	-1%	18.432	+3%	WITZ

## 4. Reset Timing Characteristics ( $T_A = -40^{\circ}C \sim +85^{\circ}C$ )


Parameter	Conditions		Тур	Max	Unit
RESET Input Low width	Input $V_{CC}$ =5V ± 10 %	30			μs
WDT webeen time	V <sub>CC</sub> =5V, WDTPSC=11	_	55	_	
WDT wakeup time	V <sub>CC</sub> =3V, WDTPSC=11	-	57	-	ms


## **5.** ADC Electrical Characteristics ( $T_A = 25^{\circ}C$ , $V_{CC} = 3.0V \sim 5.5V$ , $V_{SS} = 0V$ )

Parameter	Co	onditions	Min	Тур	Max	Unit	
Total Accuracy	$V_{cc}=5.12 \text{ V}, \text{V}_{ss}=0 \text{ V}$		-	±2.5	±4	LSB	
Integral Non-Linearity	v <sub>CC</sub> -3.	$12 v, v_{SS} = 0 v$	-	±3.2	±5	LSD	
	Source impeda	ance (Rs < 10K omh)	-	-	2		
May Input Cleak (f )	Source impeda	ance (Rs < 20K omh)	-	_	1	MIT	
Max Input Clock $(f_{ADC})$	Source impedance (Rs < 50K omh)		-	_	0.5	MHz	
	Source is VB	_	-	0.5			
Conversion Time	$F_{ADC} = 1MHz$		-	50	_	μs	
Bandgap Reference Voltage $(V_{BG})$	V <sub>CC</sub> =3V~5V -40°C ~85°C		-2%	1.27	+2%		
ADC Reference Voltage $(V_{ADC})$	ADCVREFS=1 $V_{CC}=5V$ 0°C ~85°C		-1.5%	2.47	+1.5%	v	
V <sub>CC</sub> /4 Reference Voltage		V <sub>CC</sub> =5V, 25°C	-0.8%	1.26	+0.8%		
(V <sub>1/4</sub> )	_	V <sub>CC</sub> =3.6V, 25°C	-0.8%	0.907	+0.8%		
Input Voltage		-		_	V <sub>CC</sub>		





### 6. Characteristic Graphs





















## Package and Dice Information

Please note that the package information provided is for reference only. Since this information is frequently updated, users can contact Sales to consult the latest package information and stocks.


### **Ordering information**

Ordering number	Package
TM52eF1375G-MTP-23	$SOP 28 \min (200 \min)$
TM52eF1374G-MTP-23	SOP 28-pin (300 mil)
TM52eF1375G-MTP-21	$SOD 20 \min (200 mil)$
TM52eF1374G-MTP-21	SOP 20 pin (300mil)



#### **Package Information**

#### SOP-28 ( 300mil ) Package Dimension



SYMBOL	DI	MENSION IN M	1M	DIMENSION IN INCH			
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	
А	2.35	2.50	2.65	0.0926	0.0985	0.1043	
A1	0.10	0.20	0.30	0.0040	0.0079	0.0118	
В	0.33	0.42	0.51	0.0130	0.0165	0.0200	
C	0.23	0.28	0.32	0.0091	0.0108	0.0125	
D	17.70	17.90	18.10	0.6969	0.7047	0.7125	
Е	10.00	10.33	10.65	0.3940	0.4425	0.4910	
E1	7.40	7.50	7.60	0.2914	0.2953	0.2992	
e		1.27 BSC		0.050 BSC			
h	0.25	0.50	0.75	0.0100	0.0195	0.0290	
L	0.40	0.84	1.27	0.0160	0.0330	0.0500	
θ	0°	$4^{\circ}$	8°	0°	4°	8°	
JEDEC	MS-013 (AE)						


\* NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL

NOT EXCEED 0.15 MM ( 0.006 INCH ) PER SIDE.

DETAIL A



#### SOP-20 (300mil) Package Dimension



SYMBOL	DI	MENSION IN M	ИM	DIMENSION IN INCH					
	MIN	NOM	MAX	MIN	NOM	MAX			
А	2.35	2.50	2.65	0.0926	0.0985	0.1043			
A1	0.10	0.20	0.30	0.0040	0.0079	0.0118			
В	0.33	0.42	0.51	0.0130	0.0165	0.0200			
С	0.23	0.28	0.32	0.0091	0.0108	0.0125			
D	12.60	12.80	13.00	0.4961	0.5040	0.5118			
Е	10.00	10.33	10.65	0.3940	0.4425	0.4910			
E1	7.40	7.50	7.60	0.2914	0.2953	0.2992			
е		1.27 BSC			0.050 BSC				
h	0.25	0.50	0.75	0.0100	0.0195	0.0290			
L	0.40	0.84	1.27	0.0160	0.0330	0.0500			
θ	0°	$4^{\circ}$	8°	0°	4°	$8^{\circ}$			
JEDEC		MS-013 (AC)							

\* NOTES : DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL

NOT EXCEED 0.15 MM (0.006 INCH) PER SIDE.