TOSHIBA

ww.DataSheet4U.com

32-Bit TX System RISC TX19 Family TMP1941AF

TOSHIBA CORPORATION

MIPS16, application Specific Extensions and R3000A are a trademark of MIPS Technologies, Inc.

The information contained herein is subject to change without notice.

v.DataSheet4U.com

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.

The products described in this document contain components made in the United States and subject to export control of the U.S. authorities. Diversion contrary to the U.S. law is prohibited.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress.

It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications.

Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The Toshiba products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.).

These Toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of Toshiba products listed in this document shall be made at the customer's own risk.

The products described in this document may include products subject to the foreign exchange and foreign trade laws.

Preface

Toshiba offers a broad range of microcontrollers targeted for both commercial and industrial applications. The *TX System RISC TX19 Family* manual contains the detailed specifications of the TX1941, including the architecture, programming, capabilities, operation, electrical characteristics, packaging and so forth.

ww.DataSheet4U.com

The TX1941 is a high-performance RISC processor based on the R3000A architecture and the MIPS16 Application Specific Extension pioneered by MIPS Technologies, Inc.

Recently, with the ever-growing market for lightweight portable devices, manufacturers of electronic systems have been seeking cost-effective, single-chip solutions to processor-based applications. Toshiba has designed the TX1941 to help customers achieve the best cost performance for their products.

www.DataSheet4U.com



Contents

Handling Precaution TMP1941AF

1. Features	1
2. Signal Descriptions	5
2.1 Pin Assignment	
2.2 Pin Usage Information	
-	
3. Core Processor	
3.1 Reset Operation	9
4. Memory Map	
5. Clock/Standby Control	
5.1 Clock Generation	
5.1.1 Main System Clock	
5.1.2 Subsystem Clock	
5.1.3 Clock Source Block Diagrams	
5.2 Clock Generator (CG) Registers	14
5.2.1 System Clock Control Registers	14
5.2.2 ADC Conversion Clock	
5.2.3 STOP/SLEEP Wake-up Interrupt Control Registers (INTCG Registers)	
5.2.4 Interrupt Request Clear Register	
5.3 System Clock Control Section	
5.3.1 Oscillation Stabilization Time When Switching Between NORMAL and SLOW Modes	
5.3.2 System Clock Output	
5.3.3 Reducing the Oscillator Clock Drive Capability	
5.4 Prescalar Clock Control Section	
5.5 Clock Frequency Multiplication Section (PLL)	
5.6 Standby Control Section	
5.6.1 TMP1941AF Operation in NORMAL and Standby Modes	
5.6.2 CG Operation in NORMAL and Standby Modes	
5.6.3 Processor and Peripheral Block Operation in Standby Modes	
5.6.4 Wake-up Signaling	
5.6.5 STOP Mode	
5.6.6 Returning from a Standby Mode	
6. Interrupts	
6.1 Overview	
6.2 Interrupt Sources	
6.3 Interrupt Detection	
6.4 Resolving Interrupt Priority	
6.5 Register Description	
6.5.1 Interrupt Vector Register (IVR)	
6.5.2 Interrupt Mode Control Registers (IMCF–IMC0)	
6.5.3 Interrupt Request Clear Register (INTCLR)	
7. I/O Ports	
7.1 Address/Data Bus Bits 0–7 (AD0–AD7)	
7.2 Address/Data Bus Bits 8–15 (AD8–AD15) / Address Bus Bits 8–15 (A8–A15)	
7.3 Address Bus Bits 16–23 (A16–A23)	
7.4 \overline{RD} , \overline{WR} , \overline{HWR} , \overline{WAIT} , \overline{BUSRQ} , \overline{BUSAK} , R/\overline{W}	
7.5 Port 37	
7.6 Port 4 (P40–P44)	
	• • •



	Port 5 (P50–P57)	
	Port 7 (P70–P77)	
	Port 8 (P80–P87)	
	Port 9 (P90–P97)	
	Port A (PA0–PA7)	
7.12 0	Open-Drain Output Control	
	rnal Bus Interface	
8.1 A	Address and Data Buses	
8.1.1	Supported Configurations	
8.1.2	8- I	
	External Bus Operation	
taSheet4U.com 8.2.2	Basic Bus Operation	
8.2.3		
8.2.4	5	
	Bus Arbitration	
8.3.1	Bus Access Control	
8.3.2		
8.3.3	Relinquishing the bus	74
9. Chip	Select/Wait Controller	75
1	Programming Chip Select Ranges	
9.1.1		
9.1.2	Č, Č, Ž,	
, <u>-</u>	Chip Select/Wait Control Registers	
	Application Example	
10.1 F	A Controller (DMAC) Features mplementation	
10.2.	•	
10.2.	3 Bus Snooping	
10.3 F	Register Description	
10.3.		
10.3.		
10.3.		
10.3.	e v ,	
10.3.		
10.3.		
10.3.		
10.3.		
	Deperation	
10.4.		
10.4.		
10.4.		
10.4. 10.4.	I	
10.4.		
10.4.	1	
	7 Data Packing and Unpacking DMA Transfer Timing	
10.5 L	•	
	Programming Example	
	t Timers (TMRAs)	
	Block Diagrams	
11.2 T	imer Components	

ii



11.2.1	Prescaler	
11.2.2	Up-Counters (UC0 and UC1)	
11.2.3	Timer Registers (TA0REG and TA1REG)	
11.2.4	Comparators (CP0 and CP1)	
11.2.5	Timer Flip-Flop (TA1FF)	
11.3 Reg	gister Description	
11.4 Op	erating Modes	
11.4.1	8-Bit Interval Timer Mode	
11.4.2	16-Bit Interval Timer Mode	
11.4.3	8-Bit Programmable Pulse Generation (PPG) Mode	
11.4.4	8-Bit PWM Generation Mode	
11.4.5	Operating Mode Summary	
ataSheet4U.com		100
12. 16-Bit	Timer/Event Counters (TMRBs)	
	ock Diagrams	
	ner Components	
12.2.1	Prescaler	
12.2.2	Up-Counter (UC0)	
12.2.3	Timer Registers (TB0RG0H/L and TB0RG1H/L)	
12.2.4	Capture Registers (TB0CP0H/L and TB0CP1H/L)	
12.2.5	Capture Control Logic	
12.2.6	Comparators (CP0 and CP1)	
12.2.7	Timer Flip-Flop (TB0FF0)	
	gister Description	
1	erating Modes	
12.4.1	16-Bit Interval Timer Mode	
12.4.2	16-Bit Event Counter Mode	
12.4.3	16-Bit Programmable Pulse Generation (PPG) Mode	
12.4.4	Timing and Measurement Functions Using the Capture Capability	
13. Serial	I/O (SIO)	
	I/O (SIO) ock Diagrams	
13.1 Blo	ock Diagrams	
13.1 Blo	ock Diagrams	
13.1 Blo 13.2 SIC 13.2.1	ock Diagrams	
13.1 Blo 13.2 SIC 13.2.1 13.2.2	ock Diagrams O Components Prescaler Baud Rate Generator	
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3	ock Diagrams	
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4	ock Diagrams	
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5	ock Diagrams	
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4	ock Diagrams	
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6	ock Diagrams	159 163 163 164 167 167 167 167 168
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7	ock Diagrams	159 163 163 164 167 167 167 167 168 168
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9	ock Diagrams	159 163 163 164 167 167 167 167 168 168 168 170
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10	biggrams	159 163 163 164 167 167 167 167 167 168 168 170 170
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.11	biagrams O components Prescaler Baud Rate Generator Baud Rate Generator Serial Clock Generator Receive Counter Receive Counter Receive Controller Receive Buffer Transmit Counter Transmit Controller Transmit Buffer Parity Controller Error Flags (UART mode only) Error stage (UART mode only)	159 163 163 164 164 167 167 167 167 167 167 168 168 168 170 170 170
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.11 13.2.12	biagrams b) Components Prescaler Baud Rate Generator Serial Clock Generator Receive Counter Receive Controller Receive Buffer Transmit Counter Transmit Controller Transmit Buffer Parity Controller Error Flags (UART mode only) Signal Generation Timing	159 163 163 164 167 167 167 167 167 168 168 170 170 170 170
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.11 13.2.12 13.3 Rep	biagrams	$\begin{array}{c} 159 \\ 163 \\ 163 \\ 164 \\ 167 \\ 167 \\ 167 \\ 167 \\ 167 \\ 168 \\ 168 \\ 170 \\ 170 \\ 170 \\ 170 \\ 171 \\ 172 \end{array}$
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.11 13.2.12 13.3 Rep	biagrams	$\begin{array}{c} 159 \\ 163 \\ 163 \\ 164 \\ 167 \\ 167 \\ 167 \\ 167 \\ 167 \\ 168 \\ 168 \\ 170 \\ 170 \\ 170 \\ 170 \\ 170 \\ 171 \\ 172 \\ 186 \end{array}$
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.11 13.2.12 13.3 Rej 13.4 Op 13.4.1	biagrams	$\begin{array}{c} 159 \\ 163 \\ 163 \\ 164 \\ 167 \\ 167 \\ 167 \\ 167 \\ 167 \\ 167 \\ 168 \\ 168 \\ 170 \\ 170 \\ 170 \\ 170 \\ 170 \\ 171 \\ 172 \\ 186 \\ 186 \\ 186 \end{array}$
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.11 13.2.12 13.3 Re 13.4 Op	biagrams	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.11 13.2.12 13.3 Rep 13.4 Op 13.4.1 13.4.2	biagrams	$\begin{array}{c} 159\\ 163\\ 163\\ 163\\ 164\\ 167\\ 167\\ 167\\ 167\\ 167\\ 168\\ 168\\ 170\\ 170\\ 170\\ 170\\ 170\\ 170\\ 170\\ 186\\ 186\\ 186\\ 189\\ 190\\ 190\\ \end{array}$
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.11 13.2.12 13.3 Rep 13.4 Op 13.4.1 13.4.2 13.4.3 13.4.4	bck Diagrams bck Diagrams bc Components Prescaler Baud Rate Generator Serial Clock Generator Receive Counter Receive Controller Receive Buffer Transmit Counter Transmit Counter Transmit Controller Transmit Buffer 0 Parity Controller Error Flags (UART mode only) 2 Signal Generation Timing gister Description erating Modes Mode 0 (I/O Interface Mode) Mode 1 (7-Bit UART Mode) Mode 3 (9-Bit UART Mode)	$ \begin{array}{c} 159\\ 163\\ 163\\ 163\\ 164\\ 167\\ 167\\ 167\\ 167\\ 167\\ 168\\ 170\\ 170\\ 170\\ 170\\ 170\\ 170\\ 170\\ 170$
13.1 Blo 13.2 SIO 13.2.1 13.2.2 13.2.3 13.2.3 13.2.4 13.2.5 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.12 13.3 13.3 Reg 13.4 Op 13.4.1 13.4.2 13.4.3 13.4.4 14. Serial	bck Diagrams bck Diagrams	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.11 13.2.12 13.3 Re 13.4 Op 13.4.1 13.4.2 13.4.3 13.4.4 14. Serial 14.1 Blo	bck Diagrams D Components. Prescaler. Baud Rate Generator. Baud Rate Generator. Receive Counter Receive Counter Receive Controller Receive Buffer Transmit Counter Transmit Counter Transmit Controller. Transmit Controller Transmit Controller Transmit Controller Error Flags (UART mode only) Parity Controller Error Flags (UART mode only) Signal Generation Timing gister Description erating Modes Mode 0 (I/O Interface Mode) Mode 1 (7-Bit UART Mode) Mode 2 (8-Bit UART Mode) Mode 3 (9-Bit UART Mode) Mode 3 (9-Bit UART Mode) Bus Interface (SBI) Deck Diagram	$ \begin{array}{c} 159\\ 163\\ 163\\ 163\\ 164\\ 167\\ 167\\ 167\\ 167\\ 168\\ 168\\ 170\\ 170\\ 170\\ 170\\ 170\\ 170\\ 170\\ 190\\ 190\\ 193\\ 193 \end{array} $
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.11 13.2.12 13.3 Rep 13.4 Op 13.4.1 13.4.2 13.4.3 13.4.4 14. Serial 14.1 Blo 14.2 Rep	bck Diagrams O components Prescaler Baud Rate Generator Serial Clock Generator Receive Counter Receive Counter Receive Controller Receive Buffer Transmit Counter Transmit Counter Transmit Controller Transmit Controller Transmit Controller Error Flags (UART mode only) 2 Signal Generation Timing gister Description erating Modes Mode 0 (I/O Interface Mode) Mode 1 (7-Bit UART Mode) Mode 2 (8-Bit UART Mode) Mode 3 (9-Bit UART Mode) Bus Interface (SBI) mode Nuclear (SBI) bck Diagram gisters	$ \begin{array}{c} 159\\ 163\\ 163\\ 163\\ 164\\ 167\\ 167\\ 167\\ 167\\ 167\\ 168\\ 168\\ 170\\ 170\\ 170\\ 170\\ 170\\ 170\\ 170\\ 190\\ 190\\ 193\\ 193\\ 194 \end{array} $
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.11 13.2.12 13.3 Reg 13.4 Op 13.4.1 13.4.2 13.4.3 13.4.4 14. Serial 14.1 Blo 14.2 Reg 14.3 I ² C	bck Diagrams bck Diagram	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
13.1 Blo 13.2 SIC 13.2.1 13.2.2 13.2.3 13.2.4 13.2.5 13.2.6 13.2.7 13.2.8 13.2.9 13.2.10 13.2.11 13.2.12 13.3 Rej 13.4 Op 13.4.1 13.4.2 13.4.3 13.4.4 14. Serial 14.1 Blo 14.2 Rej 14.3 I ² C 14.4 De	bck Diagrams O components Prescaler Baud Rate Generator Serial Clock Generator Receive Counter Receive Counter Receive Controller Receive Buffer Transmit Counter Transmit Counter Transmit Controller Transmit Controller Transmit Controller Error Flags (UART mode only) 2 Signal Generation Timing gister Description erating Modes Mode 0 (I/O Interface Mode) Mode 1 (7-Bit UART Mode) Mode 2 (8-Bit UART Mode) Mode 3 (9-Bit UART Mode) Bus Interface (SBI) mode Nuclear (SBI) bck Diagram gisters	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$



14.5.1 Acknowledgment Mode	
14.5.2 Number of Bits Per Transfer	
14.5.3 Serial Clock	
14.5.4 Slave Addressing and Address Recognition Mode	
14.5.5 Configuring the SBI as a Master or a Slave	
14.5.6 Configuring the SBI as a Transmitter or a Receiver	
14.5.7 Generating START and STOP Conditions	
14.5.8 Asserting and Deasserting Interrupt Requests	
14.5.9 SBI Operating Modes	
14.5.10 Lost-Arbitration Detection Monitor	
14.5.11 Slave Address Match Monitor	
14.5.12 General-Call Detection Monitor	
w.DataSheet4U.co14.5.13 Last Received Bit Monitor	
14.5.14 Software Reset	
14.5.15 Serial Bus Interface Data Buffer Register (SBI0DBR)	
14.5.16 I ² C Bus Address Register (I2C0AR)	
14.5.17 Baud Rate Register 1 (SBI0DBR1)	
14.5.18 Baud Rate Register 0 (SBI0BR0)	
14.6 Programming Sequences in I ² C Bus Mode	
14.6.1 SBI Initialization	
14.6.2 Generating a START Condition and a Slave Address	
14.6.3 Transferring a Data Word	
14.6.4 Generating a STOP Condition	
14.6.5 Repeated START Condition	
14.7 Description of Registers Used in Clock-Synchronous 8-Bit SIO Mode	
14.8 Clock-Synchronous 8-Bit SIO Mode Operation	
14.8.1 Serial Clock	
14.8.2 SIO Transfer Modes	
15. Analog-to-Digital Converter (ADC)	
15.1 Register Description	
15.2 Operation	
15.2.1 Analog Reference Voltages	
15.2.2 Selecting an Analog Input Channel (s)	
15.2.3 Starting an A/D Conversion	
15.2.4 Conversion Modes and Conversion-Done Interrupts	
15.2.5 Conversion Time	
15.2.6 Storing and Reading the A/D Conversion Result	
15.3 Programming Examples	
16. Watchdog Timer (WDT)	
16.1 Implementation	
16.2 Register Description	
16.2.1 Watchdog Timer Mode Register (WDMOD)	
16.2.2 Watchdog Timer Control Register (WDCR)	
16.3 Operation	
17. Real-Time Clock (RTC)	227
17.1 Implemention	
18. Electrical Characteristics	
18.1 Maximum Ratings	
18.2 DC Electrical Characteristics (1/2)	
18.3 DC Electrical Characteristics (2/2)	
18.4 AC Electrical Characteristics	
18.5 ADC Electrical Characteristics	
18.6 SIO Timing	
18.6.1 I/O Interface Mode	



18.7	SBI Timing	
18.	7.1 I^2C Mode	
18.	7.2 Clock-Synchronous 8-Bit SIO Mode	
18.8	Event Counters (TA0IN, TA2IN, TB0IN0, TB0IN1, TB2IN0)	
18.9	Timer Capture (TB0IN0, TB0IN1, TB1IN0, TB1IN1, TB2IN0, TB2IN1)	
18.10	General Interrupts	
18.11	NMI and STOP/SLEEP Wake-up Interrupts	
18.12	SCOUT Pin	
18.13	Bus Request and Bus Acknowledge Signals	
19. I/C	D Register Summary	
19.1	I/O Ports	
DataSheet4U.com	Interrupt Controller	
19.3	Chip Select/Wait Controller	
19.4	Clock Generator (CG)	
19.5	DMA Controller (DMAC)	
19.6	8-Bit Timers (TMRAs)	
19.7	16-Bit Timer/Event Counters (TMRBs)	
19.8	Serial I/O (SIO)	
19.9	Serial Bus Interface (SBI)	
19.10	A/D Converter (ADC)	
19.11	Watchdog Timer (WDT)	
	Real-Time Clock (RTC)	
20. I/C) Port Equivalent-Circuit Diagrams	
21. No	otations, Precautions and Restrictions	
21.1	Notations and Terms	
21.2	Precautions and Restrictions	



ww.DataSheet4U.com

www.DataSheet4U.com

Handling Precautions

www.DataSheet4U.com

www.DataSheet4U.com

1. Using Toshiba Semiconductors Safely

TOSHIBA are continually working to improve the quality and the reliability of their products.

Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

2. Safety Precautions

This section lists important precautions which users of semiconductor devices (and anyone else) should observe in order to avoid injury and damage to property, and to ensure safe and correct use of devices.

Please be sure that you understand the meanings of the labels and the graphic symbol described below before you move on to the detailed descriptions of the precautions.

[Explanation of labels]

U.		Indicates an imminently hazardous situation which will result in death or serious injury if you do not follow instructions.
	A WARNING	Indicates a potentially hazardous situation which could result in death or serious injury if you do not follow instructions.
		Indicates a potentially hazardous situation which if not avoided, may result in minor injury or moderate injury.

[Explanation of graphic symbol]

Graphic symbol	Meaning
\mathbf{A}	Indicates that caution is required (laser beam is dangerous to eyes).



2.1 General Precautions regarding Semiconductor Devices

ACAUTION Do not use devices under conditions exceeding their absolute maximum ratings (e.g. current, voltage, power dissipation or temperature). This may cause the device to break down, degrade its performance, or cause it to catch fire or explode resulting in injury. Do not insert devices in the wrong orientation. Make sure that the positive and negative terminals of power supplies are connected correctly. Otherwise the rated maximum current or power dissipation may be exceeded and the device may break down or undergo performance degradation, causing it to catch fire or explode and resulting in injury. When power to a device is on, do not touch the device's heat sink. Heat sinks become hot, so you may burn your hand. Do not touch the tips of device leads. Because some types of device have leads with pointed tips, you may prick your finger. When conducting any kind of evaluation, inspection or testing, be sure to connect the testing equipment's electrodes or probes to the pins of the device under test before powering it on. Otherwise, you may receive an electric shock causing injury. Before grounding an item of measuring equipment or a soldering iron, check that there is no electrical leakage from it. Electrical leakage may cause the device which you are testing or soldering to break down, or could give you an electric shock. Always wear protective glasses when cutting the leads of a device with clippers or a similar tool. If you do not, small bits of metal flying off the cut ends may damage your eyes.

2.2 Precautions Specific to Each Product Group

2.2.1 Optical semiconductor devices

A DANGER

When a visible semiconductor laser is operating, do not look directly into the laser beam or look through the optical system. This is highly likely to impair vision, and in the worst case may cause blindness.

If it is necessary to examine the laser apparatus, for example to inspect its optical characteristics, always wear the appropriate type of laser protective glasses as stipulated by IEC standard IEC825-1.

v.DataSheet4U.com



Ensure that the current flowing in an LED device does not exceed the device's maximum rated current. This is particularly important for resin-packaged LED devices, as excessive current may cause the package resin to blow up, scattering resin fragments and causing injury.

When testing the dielectric strength of a photocoupler, use testing equipment which can shut off the supply voltage to the photocoupler. If you detect a leakage current of more than 100 µA, use the testing equipment to shut off the photocoupler's supply voltage; otherwise a large short-circuit current will flow continuously, and the device may break down or burst into flames, resulting in fire or injury.

When incorporating a visible semiconductor laser into a design, use the device's internal photodetector or a separate photodetector to stabilize the laser's radiant power so as to ensure that laser beams exceeding the laser's rated radiant power cannot be emitted.

If this stabilizing mechanism does not work and the rated radiant power is exceeded, the device may break down or the excessively powerful laser beams may cause injury.

2.2.2 Power devices

A DANGER

Never touch a power device while it is powered on. Also, after turning off a power device, do not touch it until it has thoroughly discharged all remaining electrical charge.


Touching a power device while it is powered on or still charged could cause a severe electric shock, resulting in death or serious injury.

When conducting any kind of evaluation, inspection or testing, be sure to connect the testing equipment's electrodes or probes to the device under test before powering it on.

When you have finished, discharge any electrical charge remaining in the device.

Connecting the electrodes or probes of testing equipment to a device while it is powered on may result in electric shock, causing injury.





2.2.3 Bipolar ICs (for use in automobiles)

If your design includes an inductive load such as a motor coil, incorporate diodes or similar devices into the design to prevent negative current from flowing in.

The load current generated by powering the device on and off may cause it to function erratically or to break down, which could in turn cause injury.

Ensure that the power supply to any device which incorporates protective functions is stable. If the power supply is unstable, the device may operate erratically, preventing the protective functions from working correctly. If protective functions fail, the device may break down causing injury to the user.

3. General Safety Precautions and Usage Considerations

This section is designed to help you gain a better understanding of semiconductor devices, so as to ensure the safety, quality and reliability of the devices which you incorporate into your designs.

3.1 From Incoming to Shipping

3.1.1 Electrostatic discharge (ESD)

When handling individual devices (which are not yet mounted on a printed circuit board), be sure that the environment is protected against electrostatic electricity. Operators should wear anti-static clothing, and containers and other objects which come into direct contact with devices should be made of anti-static materials and should be grounded to earth via an 0.5- to $1.0-M\Omega$ protective resistor.



Please follow the precautions described below; this is particularly important for devices which are marked "Be careful of static.".

- (1) Work environment
- When humidity in the working environment decreases, the human body and other insulators can easily become charged with static electricity due to friction. Maintain the recommended humidity of 40% to 60% in the work environment, while also taking into account the fact that moisture-proof-packed products may absorb moisture after unpacking.
- Be sure that all equipment, jigs and tools in the working area are grounded to earth.
- Place a conductive mat over the floor of the work area, or take other appropriate measures, so that the floor surface is protected against static electricity and is grounded to earth. The surface resistivity should be 10⁴ to 10⁸ Ω /sq and the resistance between surface and ground, 7.5 $\times 10^5$ to 10⁸ Ω
- Cover the workbench surface also with a conductive mat (with a surface resistivity of 10⁴ to 10⁸ Ω /sq, for a resistance between surface and ground of 7.5 × 10⁵ to 10⁸ Ω). The purpose of this is to disperse static electricity on the surface (through resistive components) and ground it to earth. Workbench surfaces must not be constructed of low-resistance metallic materials that allow rapid static discharge when a charged device touches them directly.
- Pay attention to the following points when using automatic equipment in your workplace:
 - (a) When picking up ICs with a vacuum unit, use a conductive rubber fitting on the end of the pick-up wand to protect against electrostatic charge.
 - (b) Minimize friction on IC package surfaces. If some rubbing is unavoidable due to the device's mechanical structure, minimize the friction plane or use material with a small friction coefficient and low electrical resistance. Also, consider the use of an ionizer.
 - (c) In sections which come into contact with device lead terminals, use a material which dissipates static electricity.
 - (d) Ensure that no statically charged bodies (such as work clothes or the human body) touch the devices.

- (e) Make sure that sections of the tape carrier which come into contact with installation devices or other electrical machinery are made of a low-resistance material.
- (f) Make sure that jigs and tools used in the assembly process do not touch devices.
- (g) In processes in which packages may retain an electrostatic charge, use an ionizer to neutralize the ions.
- Make sure that CRT displays in the working area are protected against static charge, for example by a VDT filter. As much as possible, avoid turning displays on and off. Doing so can cause electrostatic induction in devices.
- www.DataSheet4U.com Keep track of charged potential in the working area by taking periodic measurements.
 - Ensure that work chairs are protected by an anti-static textile cover and are grounded to the floor surface by a grounding chain. (Suggested resistance between the seat surface and grounding chain is 7.5×10^5 to $10^{12}\Omega$.)
 - Install anti-static mats on storage shelf surfaces. (Suggested surface resistivity is 10⁴ to 10⁸ Ω /sq; suggested resistance between surface and ground is 7.5 × 10⁵ to 10⁸ Ω .)
 - For transport and temporary storage of devices, use containers (boxes, jigs or bags) that are made of anti-static materials or materials which dissipate electrostatic charge.
 - Make sure that cart surfaces which come into contact with device packaging are made of materials which will conduct static electricity, and verify that they are grounded to the floor surface via a grounding chain.
 - In any location where the level of static electricity is to be closely controlled, the ground resistance level should be Class 3 or above. Use different ground wires for all items of equipment which may come into physical contact with devices.
 - (2) Operating environment
 - Operators must wear anti-static clothing and conductive shoes (or a leg or heel strap).




- \bullet Operators must wear a wrist strap grounded to earth via a resistor of about 1 M\Omega.
- Soldering irons must be grounded from iron tip to earth, and must be used only at low voltages (6 V to 24 V).
- If the tweezers you use are likely to touch the device terminals, use anti-static tweezers and in particular avoid metallic tweezers. If a charged device touches a low-resistance tool, rapid discharge can occur. When using vacuum tweezers, attach a conductive chucking pat to the tip, and connect it to a dedicated ground used especially for anti-static purposes (suggested resistance value: 10^4 to $10^8 \Omega$).
- Do not place devices or their containers near sources of strong electrical fields (such as above a CRT).

- When storing printed circuit boards which have devices mounted on them, use a board container or bag that is protected against static charge. To avoid the occurrence of static charge or discharge due to friction, keep the boards separate from one other and do not stack them directly on top of one another.
- Ensure, if possible, that any articles (such as clipboards) which are brought to any location where the level of static electricity must be closely controlled are constructed of anti-static materials.
- In cases where the human body comes into direct contact with a device, be sure to wear antistatic finger covers or gloves (suggested resistance value: $10^8 \Omega$ or less).
- Equipment safety covers installed near devices should have resistance ratings of $10^9 \Omega$ or less.
 - If a wrist strap cannot be used for some reason, and there is a possibility of imparting friction to devices, use an ionizer.
 - The transport film used in TCP products is manufactured from materials in which static charges tend to build up. When using these products, install an ionizer to prevent the film from being charged with static electricity. Also, ensure that no static electricity will be applied to the product's copper foils by taking measures to prevent static occuring in the peripheral equipment.

3.1.2 Vibration, impact and stress

Handle devices and packaging materials with care. To avoid damage to devices, do not toss or drop packages. Ensure that devices are not subjected to mechanical vibration or shock during transportation. Ceramic package devices and devices in canister-type packages which have empty space inside them are subject to damage from vibration and shock because the bonding wires are secured only at their ends.



Plastic molded devices, on the other hand, have a relatively high level of resistance to vibration and mechanical shock because their bonding wires are enveloped and fixed in resin. However, when any device or package type is installed in target equipment, it is to some extent susceptible to wiring disconnections and other damage from vibration, shock and stressed solder junctions. Therefore when devices are incorporated into the design of equipment which will be subject to vibration, the structural design of the equipment must be thought out carefully.

If a device is subjected to especially strong vibration, mechanical shock or stress, the package or the chip itself may crack. In products such as CCDs which incorporate window glass, this could cause surface flaws in the glass or cause the connection between the glass and the ceramic to separate.

Furthermore, it is known that stress applied to a semiconductor device through the package changes the resistance characteristics of the chip because of piezoelectric effects. In analog circuit design attention must be paid to the problem of package stress as well as to the dangers of vibration and shock as described above.

3.2 Storage

3.2.1 General storage

- Avoid storage locations where devices will be exposed to moisture or direct sunlight.
- Follow the instructions printed on the device cartons regarding transportation and storage.
- The storage area temperature should be kept within a temperature range of 5°C to 35°C, and relative humidity should be maintained at between 45% and 75%.
- Do not store devices in the presence of harmful (especially corrosive) gases, or in dusty conditions.
- Use storage areas where there is minimal temperature fluctuation. Rapid temperature changes can cause moisture to form on stored devices, resulting in lead oxidation or corrosion. As a result, the solderability of the leads will be degraded.
- When repacking devices, use anti-static containers.
- Do not allow external forces or loads to be applied to devices while they are in storage.
- If devices have been stored for more than two years, their electrical characteristics should be tested and their leads should be tested for ease of soldering before they are used.

3.2.2 Moisture-proof packing

Moisture-proof packing should be handled with care. The handling procedure specified for each packing type should be followed scrupulously. If the proper procedures are not followed, the quality and reliability of devices may be degraded. This section describes general precautions for handling moisture-proof packing. Since the details may differ from device to device, refer also to the relevant individual datasheets or databook.

(1) General precautions Follow the instructions printed on the device cartons regarding transportation and storage.

- Do not drop or toss device packing. The laminated aluminum material in it can be rendered ineffective by rough handling.
- The storage area temperature should be kept within a temperature range of 5°C to 30°C, and relative humidity should be maintained at 90% (max). Use devices within 12 months of the date marked on the package seal.



Humidity: 75% 5. Temperature: 45~75%



• If the 12-month storage period has expired, or if the 30% humidity indicator shown in Figure 1 is pink when the packing is opened, it may be advisable, depending on the device and packing type, to back the devices at high temperature to remove any moisture. Please refer to the table below. After the pack has been opened, use the devices in a 5°C to 30°C. 60% RH environment and within the effective usage period listed on the moisture-proof package. If the effective usage period has expired, or if the packing has been stored in a high-humidity environment, bake the devices at high temperature.

	Packing	Moisture removal
	Tray	If the packing bears the "Heatproof" marking or indicates the maximum temperature which it can withstand, bake at 125°C for 20 hours. (Some devices require a different procedure.)
4U.cor	Tube	Transfer devices to trays bearing the "Heatproof" marking or indicating the temperature which they can withstand, or to aluminum tubes before baking at 125°C for 20 hours.
	Таре	Deviced packed on tape cannot be baked and must be used within the effective usage period after unpacking, as specified on the packing.

- When baking devices, protect the devices from static electricity.
- Moisture indicators can detect the approximate humidity level at a standard temperature of 25°C. 6-point indicators and 3-point indicators are currently in use, but eventually all indicators will be 3-point indicators.




Figure 1 Humidity indicator

3.3 Design

Care must be exercised in the design of electronic equipment to achieve the desired reliability. It is important not only to adhere to specifications concerning absolute maximum ratings and recommended operating conditions, it is also important to consider the overall environment in which equipment will be used, including factors such as the ambient temperature, transient noise and voltage and current surges, as well as mounting conditions which affect device reliability. This section describes some general precautions which you should observe when designing circuits and when mounting devices on printed circuit boards.

For more detailed information about each product family, refer to the relevant individual technical datasheets available from Toshiba.


ww.DataSheet4U.com

3.3.1 Absolute maximum ratings



Do not use devices under conditions in which their absolute maximum ratings (e.g. current, voltage, power dissipation or temperature) will be exceeded. A device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user.

The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Although absolute maximum ratings differ from product to product, they essentially concern the voltage and current at each pin, the allowable power dissipation, and the junction and storage temperatures.



If the voltage or current on any pin exceeds the absolute maximum rating, the device's internal circuitry can become degraded. In the worst case, heat generated in internal circuitry can fuse wiring or cause the semiconductor chip to break down.

If storage or operating temperatures exceed rated values, the package seal can deteriorate or the wires can become disconnected due to the differences between the thermal expansion coefficients of the materials from which the device is constructed.

3.3.2 Recommended operating conditions

The recommended operating conditions for each device are those necessary to guarantee that the device will operate as specified in the datasheet.

If greater reliability is required, derate the device's absolute maximum ratings for voltage, current, power and temperature before using it.

3.3.3 Derating

When incorporating a device into your design, reduce its rated absolute maximum voltage, current, power dissipation and operating temperature in order to ensure high reliability. Since derating differs from application to application, refer to the technical datasheets available for the various devices used in your design.

3.3.4 Unused pins

If unused pins are left open, some devices can exhibit input instability problems, resulting in malfunctions such as abrupt increase in current flow. Similarly, if the unused output pins on a device are connected to the power supply pin, the ground pin or to other output pins, the IC may malfunction or break down.

Since the details regarding the handling of unused pins differ from device to device and from pin

to pin, please follow the instructions given in the relevant individual datasheets or databook.

CMOS logic IC inputs, for example, have extremely high impedance. If an input pin is left open, it can easily pick up extraneous noise and become unstable. In this case, if the input voltage level reaches an intermediate level, it is possible that both the P-channel and N-channel transistors will be turned on, allowing unwanted supply current to flow. Therefore, ensure that the unused input pins of a device are connected to the power supply (Vcc) pin or ground (GND) pin of the same device. For details of what to do with the pins of heat sinks, refer to the relevant technical datasheet and databook.

3.3.5 Latch-up

www.DataSheet4U.com Latch-up is an abnormal condition inherent in CMOS devices, in which Vcc gets shorted to ground. This happens when a parasitic PN-PN junction (thyristor structure) internal to the CMOS chip is turned on, causing a large current of the order of several hundred mA or more to flow between Vcc and GND, eventually causing the device to break down.

Latch-up occurs when the input or output voltage exceeds the rated value, causing a large current to flow in the internal chip, or when the voltage on the Vcc (Vdd) pin exceeds its rated value, forcing the internal chip into a breakdown condition. Once the chip falls into the latch-up state, even though the excess voltage may have been applied only for an instant, the large current continues to flow between Vcc (Vdd) and GND (Vss). This causes the device to heat up and, in extreme cases, to emit gas fumes as well. To avoid this problem, observe the following precautions:

- (1) Do not allow voltage levels on the input and output pins either to rise above Vcc (Vdd) or to fall below GND (Vss). Also, follow any prescribed power-on sequence, so that power is applied gradually or in steps rather than abruptly.
- (2) Do not allow any abnormal noise signals to be applied to the device.
- (3) Set the voltage levels of unused input pins to Vcc (Vdd) or GND (Vss).
- (4) Do not connect output pins to one another.

3.3.6 Input/Output protection

Wired-AND configurations, in which outputs are connected together, cannot be used, since this short-circuits the outputs. Outputs should, of course, never be connected to Vcc (Vdd) or GND (Vss).

Furthermore, ICs with tri-state outputs can undergo performance degradation if a shorted output current is allowed to flow for an extended period of time. Therefore, when designing circuits, make sure that tri-state outputs will not be enabled simultaneously.

3.3.7 Load capacitance

Some devices display increased delay times if the load capacitance is large. Also, large charging and discharging currents will flow in the device, causing noise. Furthermore, since outputs are shorted for a relatively long time, wiring can become fused.

Consult the technical information for the device being used to determine the recommended load capacitance.

3.3.8 Thermal design

The failure rate of semiconductor devices is greatly increased as operating temperatures increase. As shown in Figure 2, the internal thermal stress on a device is the sum of the ambient temperature and the temperature rise due to power dissipation in the device. Therefore, to achieve optimum reliability, observe the following precautions concerning thermal design:

- (1) Keep the ambient temperature (Ta) as low as possible.
- (2) If the device's dynamic power dissipation is relatively large, select the most appropriate circuit board material, and consider the use of heat sinks or of forced air cooling. Such measures will help lower the thermal resistance of the package.
- ww.DataSheet4U.com
 - (3) Derate the device's absolute maximum ratings to minimize thermal stress from power dissipation.

 $\begin{array}{l} \theta ja = \theta jc + \theta ca \\ \theta ja = (Tj-Ta) \ / \ P \\ \theta jc = (Tj-Tc) \ / \ P \\ \theta ca = (Tc-Ta) \ / \ P \\ \text{in which } \theta ja = \text{thermal resistance between junction and surrounding air (°C/W)} \\ \theta jc = \text{thermal resistance between junction and package surface, or internal thermal resistance (°C/W)} \end{array}$

- θca = thermal resistance between package surface and surrounding air, or external thermal resistance (°C/W)
- Tj = junction temperature or chip temperature (°C)
- Tc = package surface temperature or case temperature (°C)
- Ta = ambient temperature (°C)
- P = power dissipation (W)




Figure 2 Thermal resistance of package

3.3.9 Interfacing

When connecting inputs and outputs between devices, make sure input voltage (VIL/VIH) and output voltage (VOL/VOH) levels are matched. Otherwise, the devices may malfunction. When connecting devices operating at different supply voltages, such as in a dual-power-supply system, be aware that erroneous power-on and power-off sequences can result in device breakdown. For details of how to interface particular devices, consult the relevant technical datasheets and databooks. If you have any questions or doubts about interfacing, contact your nearest Toshiba office or distributor.

3.3.10 Decoupling


Spike currents generated during switching can cause Vcc (Vdd) and GND (Vss) voltage levels to fluctuate, causing ringing in the output waveform or a delay in response speed. (The power supply and GND wiring impedance is normally 50 Ω to 100 Ω .) For this reason, the impedance of power supply lines with respect to high frequencies must be kept low. This can be accomplished by using thick and short wiring for the Vcc (Vdd) and GND (Vss) lines and by installing decoupling capacitors (of approximately 0.01 μ F to 1 μ F capacitance) as high-frequency filters between Vcc (Vdd) and GND (Vss) at strategic locations on the printed circuit board.

For low-frequency filtering, it is a good idea to install a 10- to 100- μF capacitor on the printed circuit board (one capacitor will suffice). If the capacitance is excessively large, however, (e.g. several thousand μF) latch-up can be a problem. Be sure to choose an appropriate capacitance value.

An important point about wiring is that, in the case of high-speed logic ICs, noise is caused mainly by reflection and crosstalk, or by the power supply impedance. Reflections cause increased signal delay, ringing, overshoot and undershoot, thereby reducing the device's safety margins with respect to noise. To prevent reflections, reduce the wiring length by increasing the device mounting density so as to lower the inductance (L) and capacitance (C) in the wiring. Extreme care must be taken, however, when taking this corrective measure, since it tends to cause crosstalk between the wires. In practice, there must be a trade-off between these two factors.

3.3.11 External noise

Printed circuit boards with long I/O or signal pattern lines are vulnerable to induced noise or surges from outside sources. Consequently, malfunctions or breakdowns can result from overcurrent or overvoltage, depending on the types of device used. To protect against noise, lower the impedance of the pattern line or insert a noise-canceling circuit. Protective measures must also be taken against surges.



For details of the appropriate protective measures for a particular device, consult the relevant databook.

3.3.12 Electromagnetic interference

Widespread use of electrical and electronic equipment in recent years has brought with it radio and TV reception problems due to electromagnetic interference. To use the radio spectrum effectively and to maintain radio communications quality, each country has formulated regulations limiting the amount of electromagnetic interference which can be generated by individual products.

Electromagnetic interference includes conduction noise propagated through power supply and telephone lines, and noise from direct electromagnetic waves radiated by equipment. Different measurement methods and corrective measures are used to assess and counteract each specific type of noise.

Difficulties in controlling electromagnetic interference derive from the fact that there is no method available which allows designers to calculate, at the design stage, the strength of the electromagnetic waves which will emanate from each component in a piece of equipment. For this reason, it is only after the prototype equipment has been completed that the designer can take measurements using a dedicated instrument to determine the strength of electromagnetic interference waves. Yet it is possible during system design to incorporate some measures for the

prevention of electromagnetic interference, which can facilitate taking corrective measures once the design has been completed. These include installing shields and noise filters, and increasing the thickness of the power supply wiring patterns on the printed circuit board. One effective method, for example, is to devise several shielding options during design, and then select the most suitable shielding method based on the results of measurements taken after the prototype has been completed.

3.3.13 Peripheral circuits

In most cases semiconductor devices are used with peripheral circuits and components. The input and output signal voltages and currents in these circuits must be chosen to match the semiconductor device's specifications. The following factors must be taken into account.

- ww.DataSheet4U.com
 - (1) Inappropriate voltages or currents applied to a device's input pins may cause it to operate erratically. Some devices contain pull-up or pull-down resistors. When designing your system, remember to take the effect of this on the voltage and current levels into account.
 - (2) The output pins on a device have a predetermined external circuit drive capability. If this drive capability is greater than that required, either incorporate a compensating circuit into your design or carefully select suitable components for use in external circuits.

3.3.14 Safety standards

Each country has safety standards which must be observed. These safety standards include requirements for quality assurance systems and design of device insulation. Such requirements must be fully taken into account to ensure that your design conforms to the applicable safety standards.

3.3.15 Other precautions

- (1) When designing a system, be sure to incorporate fail-safe and other appropriate measures according to the intended purpose of your system. Also, be sure to debug your system under actual board-mounted conditions.
- (2) If a plastic-package device is placed in a strong electric field, surface leakage may occur due to the charge-up phenomenon, resulting in device malfunction. In such cases take appropriate measures to prevent this problem, for example by protecting the package surface with a conductive shield.
- (3) With some microcomputers and MOS memory devices, caution is required when powering on or resetting the device. To ensure that your design does not violate device specifications, consult the relevant databook for each constituent device.
- (4) Ensure that no conductive material or object (such as a metal pin) can drop onto and short the leads of a device mounted on a printed circuit board.

3.4 Inspection, Testing and Evaluation

3.4.1 Grounding

ACAUTION Ground all measuring instruments, jigs, tools and soldering irons to earth. Electrical leakage may cause a device to break down or may result in electric shock.

3.4.2 Inspection Sequence

- ① Do not insert devices in the wrong orientation. Make sure that the positive and negative electrodes of the power supply are correctly connected. Otherwise, the rated maximum current or maximum power dissipation may be exceeded and the device may break down or undergo performance degradation, causing it to catch fire or explode, resulting in injury to the user.
- ^② When conducting any kind of evaluation, inspection or testing using AC power with a peak voltage of 42.4 V or DC power exceeding 60 V, be sure to connect the electrodes or probes of the testing equipment to the device under test before powering it on. Connecting the electrodes or probes of testing equipment to a device while it is powered on may result in electric shock, causing injury.
- (1) Apply voltage to the test jig only after inserting the device securely into it. When applying or removing power, observe the relevant precautions, if any.
- (2) Make sure that the voltage applied to the device is off before removing the device from the test jig. Otherwise, the device may undergo performance degradation or be destroyed.
- (3) Make sure that no surge voltages from the measuring equipment are applied to the device.
- (4) The chips housed in tape carrier packages (TCPs) are bare chips and are therefore exposed. During inspection take care not to crack the chip or cause any flaws in it. Electrical contact may also cause a chip to become faulty. Therefore make sure that nothing comes into electrical contact with the chip.

3.5 Mounting

There are essentially two main types of semiconductor device package: lead insertion and surface mount. During mounting on printed circuit boards, devices can become contaminated by flux or damaged by thermal stress from the soldering process. With surface-mount devices in particular, the most significant problem is thermal stress from solder reflow, when the entire package is subjected to heat. This section describes a recommended temperature profile for each mounting method, as well as general precautions which you should take when mounting devices on printed circuit boards. Note, however, that even for devices with the same package type, the appropriate mounting method varies according to the size of the chip and the size and shape of the lead frame. Therefore, please consult the relevant technical datasheet and databook.

3.5.1 Lead forming

ACAUTION


- ① Always wear protective glasses when cutting the leads of a device with clippers or a similar tool. If you do not, small bits of metal flying off the cut ends may damage your eyes.
- ⁽²⁾ Do not touch the tips of device leads. Because some types of device have leads with pointed tips, you may prick your finger.

Semiconductor devices must undergo a process in which the leads are cut and formed before the devices can be mounted on a printed circuit board. If undue stress is applied to the interior of a device during this process, mechanical breakdown or performance degradation can result. This is attributable primarily to differences between the stress on the device's external leads and the stress on the internal leads. If the relative difference is great enough, the device's internal leads, adhesive properties or sealant can be damaged. Observe these precautions during the lead-forming process (this does not apply to surface-mount devices):

ww.DataSheet4U.com



- (1) Lead insertion hole intervals on the printed circuit board should match the lead pitch of the device precisely.
- (2) If lead insertion hole intervals on the printed circuit board do not precisely match the lead pitch of the device, do not attempt to forcibly insert devices by pressing on them or by pulling on their leads.
- (3) For the minimum clearance specification between a device and a printed circuit board, refer to the relevant device's datasheet and databook. If necessary, achieve the required clearance by forming the device's leads appropriately. Do not use the spacers which are used to raise devices above the surface of the printed circuit board during soldering to achieve clearance. These spacers normally



www.DataSheet40.com

continue to expand due to heat, even after the solder has begun to solidify; this applies severe stress to the device.

- (4) Observe the following precautions when forming the leads of a device prior to mounting.
- Use a tool or jig to secure the lead at its base (where the lead meets the device package) while bending so as to avoid mechanical stress to the device. Also avoid bending or stretching device leads repeatedly.
- Be careful not to damage the lead during lead forming.
- Follow any other precautions described in the individual datasheets and databooks for each device and package type.

3.5.2 Socket mounting

- (1) When socket mounting devices on a printed circuit board, use sockets which match the inserted device's package.
- (2) Use sockets whose contacts have the appropriate contact pressure. If the contact pressure is insufficient, the socket may not make a perfect contact when the device is repeatedly inserted and removed; if the pressure is excessively high, the device leads may be bent or damaged when they are inserted into or removed from the socket.
- (3) When soldering sockets to the printed circuit board, use sockets whose construction prevents flux from penetrating into the contacts or which allows flux to be completely cleaned off.
- (4) Make sure the coating agent applied to the printed circuit board for moisture-proofing purposes does not stick to the socket contacts.
- (5) If the device leads are severely bent by a socket as it is inserted or removed and you wish to repair the leads so as to continue using the device, make sure that this lead correction is only performed once. Do not use devices whose leads have been corrected more than once.
- (6) If the printed circuit board with the devices mounted on it will be subjected to vibration from external sources, use sockets which have a strong contact pressure so as to prevent the sockets and devices from vibrating relative to one another.

3.5.3 Soldering temperature profile


The soldering temperature and heating time vary from device to device. Therefore, when specifying the mounting conditions, refer to the individual datasheets and databooks for the devices used.

TOSHIBA

(1) Using a soldering iron

Complete soldering within ten seconds for lead temperatures of up to 260 $^\circ\text{C}$, or within three seconds for lead temperatures of up to 350 $^\circ\text{C}$.

- (2) Using medium infrared ray reflow
- Heating top and bottom with long or medium infrared rays is recommended (see Figure 3).





Long infrared ray heater (preheating)

Figure 3 Heating top and bottom with long or medium infrared rays

- Complete the infrared ray reflow process within 30 seconds at a package surface temperature of between 210°C and 240°C.
- Refer to Figure 4 for an example of a good temperature profile for infrared or hot air reflow.





Figure 4 Sample temperature profile for infrared or hot air reflow

- (3) Using hot air reflow
- \bullet Complete hot air reflow within 30 seconds at a package surface temperature of between 210°C and 240°C.
- For an example of a recommended temperature profile, refer to Figure 4 above.
- (4) Using solder flow
- Apply preheating for 60 to 120 seconds at a temperature of 150°C.
- For lead insertion-type packages, complete solder flow within 10 seconds with the temperature at the stopper (or, if there is no stopper, at a location more than 1.5 mm from the body) which does not exceed 260°C.
- For surface-mount packages, complete soldering within 5 seconds at a temperature of 250°C or

less in order to prevent thermal stress in the device.

• Figure 5 shows an example of a recommended temperature profile for surface-mount packages using solder flow.



ww.DataSheet40.com

Figure 5 Sample temperature profile for solder flow

3.5.4 Flux cleaning and ultrasonic cleaning

- (1) When cleaning circuit boards to remove flux, make sure that no residual reactive ions such as Na or Cl remain. Note that organic solvents react with water to generate hydrogen chloride and other corrosive gases which can degrade device performance.
- (2) Washing devices with water will not cause any problems. However, make sure that no reactive ions such as sodium and chlorine are left as a residue. Also, be sure to dry devices sufficiently after washing.
- (3) Do not rub device markings with a brush or with your hand during cleaning or while the devices are still wet from the cleaning agent. Doing so can rub off the markings.
- (4) The dip cleaning, shower cleaning and steam cleaning processes all involve the chemical action of a solvent. Use only recommended solvents for these cleaning methods. When immersing devices in a solvent or steam bath, make sure that the temperature of the liquid is 50°C or below, and that the circuit board is removed from the bath within one minute.
- (5) Ultrasonic cleaning should not be used with hermetically-sealed ceramic packages such as a leadless chip carrier (LCC), pin grid array (PGA) or charge-coupled device (CCD), because the bonding wires can become disconnected due to resonance during the cleaning process. Even if a device package allows ultrasonic cleaning, limit the duration of ultrasonic cleaning to as short a time as possible, since long hours of ultrasonic cleaning degrade the adhesion between the mold resin and the frame material. The following ultrasonic cleaning conditions are recommended:

Frequency: 27 kHz ~ 29 kHz

Ultrasonic output power: 300 W or less (0.25 W/cm^2 or less)

Cleaning time: 30 seconds or less

Suspend the circuit board in the solvent bath during ultrasonic cleaning in such a way that the ultrasonic vibrator does not come into direct contact with the circuit board or the device.

3.5.5 No cleaning

If analog devices or high-speed devices are used without being cleaned, flux residues may cause minute amounts of leakage between pins. Similarly, dew condensation, which occurs in environments containing residual chlorine when power to the device is on, may cause between-lead leakage or migration. Therefore, Toshiba recommends that these devices be cleaned. However, if the flux used contains only a small amount of halogen (0.05W% or less), the devices may be used without cleaning without any problems.

3.5.6 Mounting tape carrier packages (TCPs)

- (1) When tape carrier packages (TCPs) are mounted, measures must be taken to prevent electrostatic breakdown of the devices.
 - (2) If devices are being picked up from tape, or outer lead bonding (OLB) mounting is being carried out, consult the manufacturer of the insertion machine which is being used, in order to establish the optimum mounting conditions in advance and to avoid any possible hazards.
 - (3) The base film, which is made of polyimide, is hard and thin. Be careful not to cut or scratch your hands or any objects while handling the tape.
 - (4) When punching tape, try not to scatter broken pieces of tape too much.
 - (5) Treat the extra film, reels and spacers left after punching as industrial waste, taking care not to destroy or pollute the environment.
 - (6) Chips housed in tape carrier packages (TCPs) are bare chips and therefore have their reverse side exposed. To ensure that the chip will not be cracked during mounting, ensure that no mechanical shock is applied to the reverse side of the chip. Electrical contact may also cause a chip to fail. Therefore, when mounting devices, make sure that nothing comes into electrical contact with the reverse side of the chip.
 If your design requires connecting the reverse side of the ship to the circuit heard place.

If your design requires connecting the reverse side of the chip to the circuit board, please consult Toshiba or a Toshiba distributor beforehand.

3.5.7 Mounting chips

Devices delivered in chip form tend to degrade or break under external forces much more easily than plastic-packaged devices. Therefore, caution is required when handling this type of device.

- (1) Mount devices in a properly prepared environment so that chip surfaces will not be exposed to polluted ambient air or other polluted substances.
- (2) When handling chips, be careful not to expose them to static electricity. In particular, measures must be taken to prevent static damage during the mounting of chips. With this in mind, Toshiba recommend mounting all peripheral parts first and then mounting chips last (after all other components have been mounted).
- (3) Make sure that PCBs (or any other kind of circuit board) on which chips are being mounted do not have any chemical residues on them (such as the chemicals which were used for etching the PCBs).
- (4) When mounting chips on a board, use the method of assembly that is most suitable for maintaining the appropriate electrical, thermal and mechanical properties of the semiconductor devices used.

* For details of devices in chip form, refer to the relevant device's individual datasheets.

3.5.8 Circuit board coating


When devices are to be used in equipment requiring a high degree of reliability or in extreme environments (where moisture, corrosive gas or dust is present), circuit boards may be coated for protection. However, before doing so, you must carefully consider the possible stress and contamination effects that may result and then choose the coating resin which results in the minimum level of stress to the device.

3.5.9 Heat sinks

(1) When attaching a heat sink to a device, be careful not to apply excessive force to the device in the process.

ww.DataSheet4U.com

- (2) When attaching a device to a heat sink by fixing it at two or more locations, evenly tighten all the screws in stages (i.e. do not fully tighten one screw while the rest are still only loosely tightened). Finally, fully tighten all the screws up to the specified torque.
- (3) Drill holes for screws in the heat sink exactly as specified. Smooth the surface by removing burrs and protrusions or indentations which might interfere with the installation of any part of the device.
- (4) A coating of silicone compound can be applied between the heat sink and the device to improve heat conductivity. Be sure to apply the coating thinly and evenly; do not use too much. Also, be sure to use a non-volatile compound, as volatile compounds can crack after a time, causing the heat radiation properties of the heat sink to deteriorate.



(5) If the device is housed in a plastic package, use caution when selecting the type of silicone compound to be applied between the heat sink and the device. With some types, the base oil separates and penetrates the plastic package, significantly reducing the useful life of the device.

Two recommended silicone compounds in which base oil separation is not a problem are YG6260 from Toshiba Silicone.

(6) Heat-sink-equipped devices can become very hot during operation. Do not touch them, or you may sustain a burn.

3.5.10 Tightening torque

- (1) Make sure the screws are tightened with fastening torques not exceeding the torque values stipulated in individual datasheets and databooks for the devices used.
- (2) Do not allow a power screwdriver (electrical or air-driven) to touch devices.

3.5.11 Repeated device mounting and usage

Do not remount or re-use devices which fall into the categories listed below; these devices may cause significant problems relating to performance and reliability.

- (1) Devices which have been removed from the board after soldering
- (2) Devices which have been inserted in the wrong orientation or which have had reverse current applied
- (3) Devices which have undergone lead forming more than once

3.6 **Protecting Devices in the Field**

3.6.1 Temperature

Semiconductor devices are generally more sensitive to temperature than are other electronic components. The various electrical characteristics of a semiconductor device are dependent on the ambient temperature at which the device is used. It is therefore necessary to understand the temperature characteristics of a device and to incorporate device derating into circuit design. Note also that if a device is used above its maximum temperature rating, device deterioration is more rapid and it will reach the end of its usable life sooner than expected.

www.DataShee**3.6.2**1 Humidity

Resin-molded devices are sometimes improperly sealed. When these devices are used for an extended period of time in a high-humidity environment, moisture can penetrate into the device and cause chip degradation or malfunction. Furthermore, when devices are mounted on a regular printed circuit board, the impedance between wiring components can decrease under high-humidity conditions. In systems which require a high signal-source impedance, circuit board leakage or leakage between device lead pins can cause malfunctions. The application of a moisture-proof treatment to the device surface should be considered in this case. On the other hand, operation under low-humidity conditions can damage a device due to the occurrence of electrostatic discharge. Unless damp-proofing measures have been specifically taken, use devices only in environments with appropriate ambient moisture levels (i.e. within a relative humidity range of 40% to 60%).

3.6.3 Corrosive gases

Corrosive gases can cause chemical reactions in devices, degrading device characteristics. For example, sulphur-bearing corrosive gases emanating from rubber placed near a device (accompanied by condensation under high-humidity conditions) can corrode a device's leads. The resulting chemical reaction between leads forms foreign particles which can cause electrical leakage.

3.6.4 Radioactive and cosmic rays

Most industrial and consumer semiconductor devices are not designed with protection against radioactive and cosmic rays. Devices used in aerospace equipment or in radioactive environments must therefore be shielded.

3.6.5 Strong electrical and magnetic fields

Devices exposed to strong magnetic fields can undergo a polarization phenomenon in their plastic material, or within the chip, which gives rise to abnormal symptoms such as impedance changes or increased leakage current. Failures have been reported in LSIs mounted near malfunctioning deflection yokes in TV sets. In such cases the device's installation location must be changed or the device must be shielded against the electrical or magnetic field. Shielding against magnetism is especially necessary for devices used in an alternating magnetic field because of the electromotive forces generated in this type of environment.

3.6.6 Interference from light (ultraviolet rays, sunlight, fluorescent lamps and incandescent lamps)

Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases the device can malfunction. This is especially true for devices in which the internal chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. This problem is not limited to optical semiconductors and EPROMs. All types of device can be affected by light.

3.6.7 Dust and oil

www.DataSheet4U.com Just like corrosive gases, dust and oil can cause chemical reactions in devices, which will adversely affect a device's electrical characteristics. To avoid this problem, do not use devices in dusty or oily environments. This is especially important for optical devices because dust and oil can affect a device's optical characteristics as well as its physical integrity and the electrical performance factors mentioned above.

3.6.8 Fire

Semiconductor devices are combustible; they can emit smoke and catch fire if heated sufficiently. When this happens, some devices may generate poisonous gases. Devices should therefore never be used in close proximity to an open flame or a heat-generating body, or near flammable or combustible materials.

3.7 Disposal of Devices and Packing Materials

When discarding unused devices and packing materials, follow all procedures specified by local regulations in order to protect the environment against contamination.

4. Precautions and Usage Considerations Specific to Each Product Group

This section describes matters specific to each product group which need to be taken into consideration when using devices. If the same item is described in Sections 3 and 4, the description in Section 4 takes precedence.

4.1 Microcontrollers

4.1.1 Design

(1) Using resonators which are not specifically recommended for use

Resonators recommended for use with Toshiba products in microcontroller oscillator applications are listed in Toshiba databooks along with information about oscillation conditions. If you use a resonator not included in this list, please consult Toshiba or the resonator manufacturer concerning the suitability of the device for your application.

(2) Undefined functions

In some microcontrollers certain instruction code values do not constitute valid processor instructions. Also, it is possible that the values of bits in registers will become undefined. Take care in your applications not to use invalid instructions or to let register bit values become undefined.

(3) Scratch and puncture wounds by the point of a probe

The tips of probes and adaptors used in development tools are individually designed to be compatible with particular devices. Probes for some devices have sharp points. When you handle them bare-handed, take care not to suffer a scratch or puncture wound.

4.1.2 Reliability predictions for microcontroller devices

For microcontroller devices, the following junction temperature range is used for reliability predictions:

 $Tj = 0^{\circ}C \sim 85^{\circ}C$

An estimation of the chip junction temperature, Tj, can be obtained from the equation:

Tj = Ta + Q ×⇒ja

where:

w.DataSheet4U.com

- Ta = ambient temperature (°C)
 - The assumption is that the ambient temperature is not affected by any heat transfers from the device.
- Q = chip's average power dissipation (W)
- \Rightarrow ja = package thermal resistance (°C/W)

Note 1: If you use a microcontroller device outside the 0 to 85°C range for long periods of time, contact your nearest Toshiba office or authorized Toshiba dealer.
 Note 2: For the ⇒ja value, contact your nearest Toshiba office or authorized Toshiba dealer.

/ww.DataSheet4U.com

TOSHIBA

ww.DataSheet4U.com

TMP1941AF

TOSHIBA CORPORATION

www.DataSheet4U.com

www.DataSheet4U.com

32-Bit RISC Microprocessor TX19 Family TMP1941AF

1. Features

The TX19 is a family of high-performance 32-bit microprocessors that offers the speed of a 32-bit RISC solution with the added advantage of a significantly reduced code size of a 16-bit architecture. The instruction set of the TX19 includes as a subset the 32-bit instructions of the TX39, which is based on the MIPS R3000ATM architecture. Additionally, the TX19 supports the MIPS16 Application-Specific Extensions (ASE) for improved code density.

The TMP1941 is built on a TX19 core processor and a selection of intelligent peripherals. The TMP1941 is www.DataSheet4U.com suitable for low-voltage, low-power applications.

Features of the TMP1941 include the following:

- (1) TX19 core processor
 - 1) Two instruction set architecture (ISA) modes: 16-bit ISA for code density and 32-bit ISA for speed
 - The 16-bit ISA is object-code compatible with the code-efficient MIPS16 ASE.
 - The 32-bit ISA is object-code compatible with the high-performance TX39 family.
 - 2) Combines high performance with low power consumption.
 - High performance
 - Single clock cycle execution for most instructions
 - 3-operand computational instructions for high instruction throughput
 - 5-stage pipeline
 - On-chip high-speed memory
 - DSP function: Executes 32-bit x 32-bit multiplier operations with a 64-bit accumulation in a single clock cycle.
 - Low power consumption
 - Optimized design using a low-power cell library
 - Programmable standby modes in which processor clocks are stopped
 - 3) Fast interrupt response suitable for real-time control
 - Distinct starting locations for each interrupt service routine
 - Automatically generated vectors for each interrupt source
 - Automatic updates of the interrupt mask level

980508EBA1

- TOSHIBA continually is working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.



Purchase of TOSHIBA I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

- (2) 10-Kbyte on-chip RAM No on-chip ROM
- (3) External memory expansion
 - 16-Mbyte off-chip address space for code and data
 - External bus interface with dynamic bus sizing for 8-bit and 16-bit data ports
- (4) 4-channel DMA controller
 - Interrupt- or software-triggered
- (5) 4-channel 8-bit timer
- (6) 4-channel 16-bit timer
- (7) 1-channel real-time counter (RTC)
- (8) 4-channel general-purpose serial interface Two channels support both UART and synchronous transfer modes and the other two channels are solely for UART.
- (9) 1-channel serial bus interface
 Either I²C bus mode or clock-synchronous mode can be selected.
- (10) 8-channel 10-bit A/D converter (with internal sample/hold) Conversion time: 8.6 µs @40 MHz
- (11) Watchdog timer
- (12) 4-channel chip select/wait controller
- (13) Interrupt sources
 - 4 CPU interrupts: software interrupt instruction
 - 32 internal interrupts: 7 priority levels, with the exception of the watchdog timer interrupt
 - 11 external interrupts: 7 priority levels, with the exception of the NMI interrupt
- (14) 46-pin input/output ports
- (15) Four standby modes
 - IDLE (HALT, DOZE), SLEEP, STOP
- (16) Dual clocks
 - Clock for low-power operation: Low-speed clock (32.768 kHz)
 - RTC clock: Low-speed clock (32.768 kHz)
- (17) Clock generator
 - On-chip PLL (x4)
 - Clock gear: Divides the operating speed of the CPU by 1/2, 1/4 or 1/8
- (18) Little-endian

Higher address	31 24	23 16	15 8	7 0	Word address
1	11	10	9	8	8
	7	6	5	4	4
Lower address	3	2	1	0	0

- Byte 0 is the lowest-order byte (bits 7-0).
- The address of a word data item is the address of its lowest-order byte (byte 0).

(19) Operating voltage range: 2.7 to 3.6 V

(20) Operating frequency


- 40 MHz (Vcc \ge 3.0 V)
- 28 MHz (Vcc \geq 2.7 V)

(21) Package

• 100-pin QFP (14 x 14 x 1.4 (t) mm, 0.5-mm pitch)

ww.DataSheet4U.com

TOSHIBA





2. Signal Descriptions

This section contains pin assignments for the TMP1941AF as well as brief descriptions of the TMP1941AF input and output signals.

2.1 Pin Assignment

The following illustrates the TMP1941AF pin assignment.




Figure 2.1 100-Pin LQFP Pin Assignment

2.2 Pin Usage Information

Table 2.1 lists the input and output pins of the TMP1941AF, including alternate pin names and functions for multi-function pins.

	Pin Name	# of Pins	Туре	Function
	AD0-AD7	8	Input/output	Address (Lower): Bits 0-7 of the address/data bus
	AD8–AD15	8	Input/output	Address/Data (Upper): Bits 8-15 of the address/data bus
	A8–A15		Output	Address: Bits 8-15 of the address bus
	A0–A7	8	Output	Address: Bits 0-7 of the address bus
	A16–A23		Output	Address: Bits 16-23 of the address bus
	RD	1	Output	Read Strobe: Asserted during a read operation from an external memory device
w.DataSheet4U	WR	1	Output	Write Strobe: Asserted during a write operation on D0-D7
	HWR	1	Output	Higher Write Strobe: Asserted during a write operation on D8-D15
	WAIT	1	Input	Wait: Causes the CPU to suspend external bus activity
	BUSRQ	1	Input	Bus Request: Asserted by an external bus master to request bus mastership
	BUSAK	1	Output	Bus Acknowledge: Indicates that the CPU has relinquished the bus in response to $\overline{\mbox{BUSRQ}}$.
	R/W	1	Output	Read/Write: Indicates the direction of data transfer on the bus: 1 = read or dummy cycle, 0 = write cycle
	P37	1	Input/output	Port 37: Programmable as input or output (with internal pull-up resister)
	DSU		Input	DSU Enable: If this pin is sampled low at the rising edge of RESET, the TMP1941AF
				enters DSU mode for software debugging using an external real-time debug system. If
				this pin is sampled as high at the rising edge of \overrightarrow{RESET} , the TMP1941AF enters NORMAL mode.
	P40	1	Input/output	Port 40: Programmable as input or output (with internal pull-up resister)
		·	Output	Chip Select 0: Asserted low to enable external devices at programmed addresses
	P41	1	Input/output	Port 41: Programmable as input or output (with internal pull-up resister)
	CS1		Output	Chip Select 1: Asserted low to enable external devices at programmed addresses
	P42	1	Input/output	Port 42: Programmable as input or output (with internal pull-up resister)
	CS2		Output	Chip Select 2: Asserted low to enable external devices at programmed addresses
	P43	1	Input/output	Port 43: Programmable as input or output (with internal pull-up resister)
	CS3		Output	Chip Select 3: Asserted low to enable external devices at programmed addresses
	P44	1	Input/output	Port 44: Programmable as input or output
	SCOUT		Output	System Clock Output: Drives out a clock signal at the same frequency as the CPU clock (high-speed or low-speed)
	P50–P57	8	Input	Port 5: Input-only
	AN0-AN7		Input	Analog Input: Input to the on-chip A/D Converter
	ADTRG		Input	A/D Trigger: Starts an A/D conversion (multiplexed with P53)
	P70	1	Input/output	Port 70: Programmable as input or output
	TAOIN		Input	8-Bit Timer 0 Input: Input to Timer 0
	TXD3		Output	Serial Transmit Data 3: Programmable as a push-pull or open-drain output
	P71	1	Input/output	Port 71: Programmable as input or output
	TA1OUT		Output	8-Bit Timer 1 Output: Output from either Timer 0 or Timer 1
	RXD3		Input	Serial Receive Data 3
	P72	1	Input/output	Port 72: Programmable as input or output
	TA2IN		Input	8-Bit Timer 2 Input: Input to Timer 2
	TXD4		Output	Serial Transmit Data 4: Programmable as a push-pull or open-drain output
	P73	1	Input/output	Port 73: Programmable as input or output
	TA3OUT		Output	8-Bit Timer 3 Output: Output from either Timer 2 or Timer 3
	RXD4		Input	Serial Receive Data 4
	P74	1	Input/output	Port 74: Programmable as input or output
	TB0IN0		Input	16-Bit Timer 0 Input 0: Count/capture trigger input to 16-bit Timer 0
	INT5		Input	Interrupt Request 5: Programmable to be high-level, low-level, rising-edge or falling- edge sensitive

Table 2.1 Pin Names and Function

Pin Name	# of Pins	Туре	Function
P75	1	Input/output	Port 75: Programmable as input or output
TB0IN1		Input	16-Bit Timer 0 Input 1: Capture trigger input to 16-bit Timer 0
INT6		Input	Interrupt Request 6: Programmable to be high-level, low-level, rising-edge or falling
			edge sensitive
P76	1	Input/output	Port 76: Programmable as input or output
TB0OUT		Output	16-Bit Timer 0 Output: Output from 16-bit Timer 0
P77	1	Input/output	Port 77: Programmable as input or output
INT0		Input	Interrupt Request 0: Programmable to be high-level, low-level, rising-edge or falling
			edge sensitive
P80	1	Input/output	Port 80: Programmable as input or output
TB1IN0		Input	16-Bit Timer 1 Input 0: Count/capture trigger input to 16-bit Timer 1
INT7		Input	Interrupt Request 7: Programmable to be high-level, low-level, rising-edge or falling
com	4	lan	edge sensitive
P81	1	Input/output	Port 81: Programmable as input or output
TB1IN1 INT8		Input	16-Bit Timer 1 Input 1: Capture trigger input to 16-bit Timer 1
INTO		Input	Interrupt Request 8: Programmable to be high-level, low-level, rising-edge or falling edge sensitive
P82	1	Input/output	Port 82: Programmable as input or output
TB1OUT	I	Output	16-Bit Timer 1 Output: Output from 16-bit Timer 1
P83	1	Input/output	Port 83: Programmable as input or output
TB2IN0	I	Input/output Input	16-Bit Timer 2 Input 0: Count/capture trigger input to 16-bit Timer 2
INT9		Input	Interrupt Request 9: Programmable to be high-level, low-level, rising-edge or falling
11113		mpat	edge sensitive
P84	1	Input/output	Port 84: Programmable as input or output
TB2IN1	I	Input	16-Bit Timer 2 Input 1: Capture trigger input to 16-bit Timer 2
INTA		Input	Interrupt Request A: Programmable to be high-level, low-level, rising-edge or falling
		p.a.	edge sensitive
P85	1	Input/output	Port 85: Programmable as input or output
TB2OUT		Output	16-Bit Timer 2 Output: Output from 16-bit Timer 2
P86	1	Input/output	Port 86: Programmable as input or output
TB3OUT		Output	16-Bit Timer 3 Output: Output from 16-bit Timer 3
P87	1	Input/output	Port 87: Programmable as input or output
_		1	This pin is used to select the operating mode during reset. This pin should be pulled
			down to a logic 0 during a reset sequence.
P90	1	Input/output	Port 90: Programmable as input or output
TXD0		Output	Serial Transmit Data 0: Programmable as a push-pull or open-drain output
P91	1	Input/output	Port 91: Programmable as input or output
RXD0		Input	Serial Receive Data 0
P92	1	Input/output	Port 92: Programmable as input or output
SCLK0		Input/output	Serial Clock Input/Output 0
CTS0		Input	Serial Clear-to-Send 0
P93	1	Input/output	Port 93: Programmable as input or output
TXD1		Output	Start Serial Transmit Data 1: Programmable as a push-pull or open-drain output
P94	1	Input/output	Port 94: Programmable as input or output
RXD1		Input	Serial Receive Data 1
P95	1	Input/output	Port 95: Programmable as input or output
SCLK1		Input/output	Serial Clock Input/Output 1
CTS1		Input	Serial Clear-to-Send 1
P96	1	Input/output	Port 96: Programmable as input or open-drain output
XT1		Input	Connection pin for a low-speed crystal
P97	1	Input/output	Port 97: Programmable as input or open-drain output
XT2		Output	Connection pin for a low-speed crystal
PA0–PA3	4	Input/output	Ports A0–A3: Individually programmable as input or output
INT1–INT4		Input	Interrupt Request 1–4: Individually programmable to be high-level, low-level, rising-
			edge or falling-edge sensitive
PA4	1	Input/output	Port A4: Programmable as input or output
		· · · · ·	
PA5	1	Input/output	Port A5: Programmable as input or output

	Pin Name	# of Pins	Туре	Function
	PA6	1	Input/output	Port A6: Programmable as input or output
	SO		Output	Data transmit pin when the Serial Bus Interface is in SIO mode
	SDA		Input/output	Data transmit/receive pin when the Serial Bus Interface is in I ² C mode; programmable
				as a push-pull or open-drain output
	PA7	1	Input/output	Port A7: Programmable as input or output
	SI		Input	Data receive pin when the Serial Bus Interface is in SIO mode
	SCL		Input/output	Clock input/output pin when the Serial Bus Interface is in I ² C mode; as an output,
				programmable as a push-pull or open-drain output
	ALE	1	Output	Address Latch Enable (This signal is driven out only when external memory is
				accessed.)
.DataSheet4U	NMI	1	Input	Nonmaskable Interrupt Request: Causes an NMI interrupt on the falling edge
	AM1	1	Input	AM1 should be tied to logic 0.
	AM0	1	Input	AM0 should be tied to logic 0 when configuring a 16-bit or mixed 8-/16-bit bus.
	Com			AM0 should be tied to logic 1 when configuring a 8-bit bus.
	TEST	1	Input	Test pin: This pin should be left open or tied to ground.
	PLLOFF	1	Input	This pin should be tied to logic 1 when the frequency multiplied clock from the PLL is
				used; otherwise, it should be tied to logic 0.
	RESET	1	Input	Reset (with internal pull-up resister): Initializes the whole TMP1941AF.
	VREFH	1	Input	Input pin for high reference voltage for the A/D Converter. This pin should be
				connected to the AVCC pin when the A/D Converter is not used.
	VREFL	1	Input	Input pin for low reference voltage for the A/D Converter. This pin should be connected
				to the AVSS pin when the A/D Converter is not used.
	AVCC	1	—	Power supply pin for the A/D Converter. This pin should always be connected to power
				supply even when the A/D Converter is not used.
	AVSS	1	—	Ground pin for the A/D Converter. This pin should always be connected to ground
				even when the A/D Converter is not used.
	X1/X2	2	Input/output	Connection pins for a high-speed crystal
	DVCC,	5	—	Power supply pins
	CVCC			
	DVSS,	5	—	Ground pins (0 V)
	CVSS			

Note 1: When a DSU ICE is used, P37 and A0-A7 function as debug interface signals.

Note 2: P37 and P87 should be held at the prescribed logic states for one system clock cycle before and after the rising edge of RESET, with the RESET signal being stable in either logic state.

The following shows the DSU interface signals.

Figure 2.2 DSU Interface Signals

DSU Debug Interfac	ce							
If the $\overline{\text{DSU}}$ pin is sampled low at the rising edge of $\overline{\text{RESET}}$, the Port A pins are configured as interface signals for an external real-time debug system. The $\overline{\text{DSU}}$ pin has an internal pullup resistor.								
DRESET	I	Debug Reset						
(PA7)		DRESET signal for an external real-time debug system						
DCLK	0	Debug Clock						
(PA0)		DCLK signal for an external real-time debug system						
DBGE	I	Debugger Enable						
(PA5)		DBGE signal for an external real-time debug system						
PCST[2]	0	PC Trace Status [2]						
(PA1)		PCTS[2] signal for an external real-time debug system						
PCST[1]	0	PC Trace Status [1]						
(PA2)		PCST[1] signal for an external real-time debug system						
PCST[0]	0	PC Trace Status [0]						
(PA3)		PCTS[0] signal for an external real-time debug system						
SDI/DINT	I	Serial Data Input / Debug Interrupt						
(PA6)		SDI/DINT signal for an external real-time debug system						
SDAO/TPC	0	Serial Data and Address Output / Target PC						
(PA4)		SDAO/TPC signal for an external real-time debug system						

3. Core Processor

The TMP1941AF contains a high-performance 32-bit core processor called the TX19. For a detailed description of the core processor, refer to the *32-Bit TX System RISC TX19 Core Architecture* manual.

Be sure to read Section 21, Notations, Precautions and Restrictions, before using this product.

Functions unique to the TMP1941AF, which are not covered in the architecture manual, are described below.

3.1 Reset Operation

To reset the TMP1941AF, RESET must be asserted for at least 12 system clock periods after the power supply voltage and the internal high-frequency oscillator have stabilized. This time is typically 2.4 μ s at 40 MHz when the on-chip PLL is utilized, and 4.8 μ s otherwise. After a reset, either the PLL-multiplied clock or an external clock is selected, depending on the logic state of the PLLOFF pin. By default, the selected clock is geared down to 1/8 for internal operation.

The following occurs as a result of a reset:


- The System Control Coprocessor (CP0) registers within the TX19 core processor are initialized. For details, refer to the *32-Bit TX System RISC TX19 Core Architecture* manual.
- The Reset exception is taken. Program control is transferred to the exception handler at a predefined address. This predefined location is called exception vector, which directly indicates the start of the actual exception handler routine. The Reset exception is always vectored to virtual address 0xBFC0_0000 (which is the same as for the Nonmaskable Interrupt exception).
- All on-chip I/O peripheral registers are initialized.
- All port pins, including those multiplexed with on-chip peripheral functions, are configured as either general-purpose inputs or general-purpose outputs.

Note: A reset operation does not affect the contents of the on-chip RAM.

ww.DataSheet4U.com

4. Memory Map

The mapping of virtual addresses to physical addresses is shown below.





Note 1: The on-chip RAM is mapped to the addresses from 0xFFFF_9800 through 0xFFFF_BFFF.


Note 2: The TMP1941AF has access to only 16 Mbytes of external physical address space. The 16-Mbyte physical memory can be located anywhere within the CPU's 3.5-Gbyte physical address space through use of programmable chip select signals. However, any address references to the on-chip memory, on-chip peripheral or reserved regions override external memory access.

Note 3: No instruction should be placed in the last four words of the physical memory available in the user's system.

5. Clock/Standby Control


The TMP1941AF has two clocking modes: Single-Clock mode which operates off of the high-speed clock supplied from the X1/X2 pins, and Dual-Clock mode which operates off of the high-speed clock supplied from the X1/X2 pins and the low-speed clock supplied from the X1/XT2 pins.

Figure 5.1 shows the transitions between clocking modes in Single-Clock mode and Dual-Clock mode.



(b) Dual-Clock Mode

Figure 5.1 Standby Modes Flow Diagram



fperiph: Clock source for the prescalers inside on-chip peripherals

Figure 5.2 Default Clock Frequencies in NORMAL Mode

5.1 **Clock Generation**

5.1.1 Main System Clock


- A crystal can be connected between X1 and X2, or X1 can be externally driven with a clock.
- The on-chip PLL can be enabled or disabled (bypassed) during reset by using the PLLOFF pin. When the PLL is enabled, the input clock frequency is multiplied by four.
- The clock gear can be programmed to divide the clock by 2, 4 or 8. (The default is 1/8 on reset.) •
- Input clock frequency

		Input Frequency Range	fmax	fmin				
PLL ON (For both crystal and external clock)		4–10 MHz	40 MHz	2 MHz				
	Crystal	16–20 MHz	20 MHz	1 MHz				
PLL OFF		16–20 MHz	20 MHz	1 MHz				
	External clock	20–40 MHz	20 MHz ¹	1.25 MHz				
Note 1: The DFOSC bit in the SYSCR1 must be cleared to 0. The default is 0 on reset.								
Note 1: The	e DFOSC bit in the SYSC	R1 must be cleared to 0. The de	stault is 0 on re-	set.				

5.1.2 Subsystem Clock

- A 32.768-kHz crystal is connected between XT1 and XT2 (or XT1 can be externally driven with a clock.)
- SLOW mode: The CPU operates off of the low-speed clock.
- SLEEP mode: Only the Real-Time Counter (RTC) is operational.

5.1.3 Clock Source Block Diagrams







Figure 5.3 Clock Source Block Diagrams

5.2 Clock Generator (CG) Registers

5.2.1 System Clock Control Registers

		7	6	5	4	3	2	1	0
SYSCR0	Name	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
(0xFFFF_EE00)	Read/Write		=		R/				
· _ /	Reset Value	1	0	1	0	0	0	0	0
	Function	High-speed oscillator	Low-speed oscillator	High-speed oscillator after exiting STOP mode	oscillator after exiting STOP	Clock select after exiting STOP mode	Oscillator warm-up period (WUP) timer	Prescaler cl 00: fperiph// 01: fperiph// 10: fperiph 11: Reserve	4 2
/.DataSheet4U.com		0: Disable 1: Enable	0: Disable 1: Enable	0: Disable 1: Enable		0: High-speed 1: Low-speed	care 1: Start WUP On reads: 0: Expired 1: Not		
		15	1.4	13	12	11	expired 10	9	0
0)/0054	N	15	14			11	10		8
SYSCR1	Name			SYSCK	FPSEL	DFOSC	_	GEAR1	GEAR0
(0xFFFF_EE01)	Read/Write Reset Value				R/W		1		
	Function			System clock (fsys) select 0: High- speed (fgear) 1: Low-	0: fgear 1: fc	High-speed oscillator frequency divide factor 0: Divide-by-2 1:		High-speed gear select 00: fc 01: fc/2 10: fc/4 11: fc/8	clock (fc)
		00	22	speed (fs)		Divide-by-1	10	17	16
SYSCR2	Nome	23	22	21	20	19 STRV1	18 STRV0	17	16
	Name	DRVSOCH	DRVOSCL	WUPT1	WUPT0	STBY1	STBY0		DRVE
(0xFFFF_EE02)	Read/Write Reset Value	0	0	R/	0	1	1		R/W 0
	Function	High-speed oscillator drive capability	Low-speed oscillator drive capability	Oscillator wa 00: Reserve 01: 2 ⁸ /input 10: 2 ¹⁴ /input 11: 2 ¹⁶ /input	arm-up time d frequency frequency		de select d lode mode		1: Pins are driven in STOP mode.
		31	30	29	28	27	26	25	24
SYSCR3	Name		SCOSEL		ALESEL	_		LUPFG	LUPTM
(0xFFFF_EE03)	Read/Write	—	R/W	—	R/W			R	R/W
	Reset Value Function		0 SCOUT output select 0: fs		$\frac{1}{ALE \text{ output}}$ width select 0: fsys $\times 0.5$			0 PLL lock 0: Locked 1: Unlocked	0 PLL lock time select 0: 2 ¹⁶ /input frequency 1: 2 ¹² /input
			1: fsys		1: fsys \times 1.5				frequency



5.2.2 ADC Conversion Clock

ADCCLK (0xFFFF_EE04)

	7	6	5	4	3	2	1	0
Name	—			_	_	_	ADCCK1	ADCCK0
4) Read/Write	—		—				R/W	R/W
Reset Value	—		—	—	—	—	0	0
Function							ADC conver (fadc) select 00: fsys/2 01: fsys/4 10: fsys/8 11: Don't u	
Note: A/D	conversion	is execute	d using the	clock sele	ected by th	is register.	Reduced c	onversion

ww.DataSheet4U.com

Note:	A/D conversion	is executed	using the	CIOCK SE	elected b	by this	register.	Reduced	conversion
	accuracy occurs	unless the c	onversion ti	ime is se	t to 8.6 µ	s or mo	ore.		

four		Conversion Clock					
fsys	fsys/2	fsys/4	fsys/8				
32 MHz	Don't use.	10.75 μs	21.5 μs				
20 MHz	8.6 μs	17.2 μs	34.4 μs				
16 MHz	10.75 μs	21.5 μs	43.0 μs				
10 MHz	17.2 μs	34.4 μs	68.8 µs				
8 MHz	21.5 μs	43.0 μs	86.0 μs				

Relationships Between fsys Frequencies and A/D Conversion Times

5.2.3 STOP/SLEEP Wake-up Interrupt Control Registers (INTCG Registers)

		7	6	5	4	3	2	1	0
IMCGA0	Name		_	EMCG01	EMCG00	_			INTOEN
(0xFFFF_EE10)	Read/Write	_	_	R	W	_	_		R/W
(_ /	Reset Value	_	_	1	0	_	_	_	0
	Function			Wake-up	INT0				INT0
				sensitivity					enable
				00: Low leve					
				01: High lev					0: Disable
				10: Falling e					1: Enable
		4 -		11: Rising e			10		
		15	14	13	12	11	10	9	8
IMCGA1	Name	—	_	EMCG11	EMCG10	—		—	INT1EN
(0xFFFF_EE11)	Read/Write	—	_		W	—		—	R/W
	Reset Value	—	—	1	0	—		—	0
	Function			Wake-up	INT1				INT1
				sensitivity					enable
				00: Low leve					
				01: High lev					0: Disable
				10: Falling e					1: Enable
		23	22	11: Rising e 21	20	19	18	17	16
		23	22				10		
IMCGA2	Name		_	EMCG21	EMCG20	_			INT2EN
(0xFFFF_EE12)	Read/Write			1 R	/W0				R/W
	Reset Value		_	•	•	_		—	0
	Function				T2 sensitivity				INT2
				00: Low lev	-				enable
				01: High lev 10: Falling					0: Disable
				11: Rising e					1: Enable
				TT. INBILLY	Juye				I. LIIANIC

TOSHIBA



		31	30	29	28	27	26	25	24
IMCGA3	Nomo	51		EMCG31	EMCG30	21	20	25	INT3EN
(0xFFFF_EE13)	Name Read/Write				/W				R/W
(OXITTT_EETS)	Reset Value			1	0				0
	Function				T3 sensitivity				INT3
	1 unction			00: Low leve					enable
				01: High lev					enable
				10: Falling e					0: Disable
				11: Rising e					1: Enable
		7	6	5	4	3	2	1	0
IMCGB0	Name	_	_	EMCG41	EMCG40	_	_	_	INT4EN
(0xFFFF_EE14)	Read/Write	_		R	/W	_		—	R/W
	Reset Value	_	—	1	0	_	—	—	0
	Function				T4 sensitivity				INT4
				00: Low leve					enable
				01: High lev					0. Dischla
				10: Falling e 11: Rising e					0: Disable 1: Enable
		15	14	13	12	11	10	9	8
IMCGB1	Name			-					
(0xFFFF_EE15)	Read/Write								
	Reset Value		<u> </u>	1	0	_	<u> </u>	_	0
	Function			Must be set	to 10.				Must be set
									to 0.
		23	22	21	20	19	18	17	16
IMCGB2	Name			_			_		—
(0xFFFF_EE16)	Read/Write	_				_	_	_	
	Reset Value	_		1	0	_	—	—	0
	Function			Must be set	to 10.				Must be set
			20	00	00	07		05	to 0.
1140000	News	31	30	29	28	27	26	25	24
IMCGB3 (0xFFFF_EE17)	Name Read/Write	_		EMCG71	EMCG70 /W	_			INTRTCEN R/W
(OXITTT_LET7)	Reset Value			1	0				0
	Function			Wake-up IN	-				INTRTC
	1 dilotion			sensitivity	intro				enable
				00: Don't us	e.				
				01: Don't us	e.				0:Disable
				10: Don't us					1: Enable
				11: Rising e					
					must be set				
	I			to 11.					
		-	-		efined for an	interrupt	pin which is	s enabled	as wake-up
	signaling to exit STOP/SLEEP mode. Note 2: Interrupt programming must follow these steps:								
	Note 2: Interrupt programming must follow these steps: 1. Configure the pin as an interrupt input, if the pin is multiplexed with a general-purpose port.								
	2. Set the active state for the interrupt during initialization.								
			iterrupt req	-	U				
		- Enable the i							
	Note 3: The above steps must be performed with the relevant interrupt pin disabled.								
					urces which ernal interrup				-
	Note 5: Wh	en one of t	these interr	upt sources	is used for S	TOP/SLEE	P wake-up	signaling,	its interrupt
		-			verrides the s evel (which h	-		ick. In the	IN I & DIOCK,

Example: Enabling the INT0 interrupt

IMCGA0.EMCG[01:00] = 10 IMCGA0.INT0EN = 1 IMC0L.EIM[11:10] = 01 IMC0L.IL[12:10] = 101	CG block (Set the INT0 sensitivity to the falling edge) INTC block (Set the interrupt sensitivity to the high level, and the interrupt priority level to 5.)
All interrupt sources other than those	used for STOP/SLEEP wake-up signaling are controlled by the

5.2.4 Interrupt Request Clear Register

INTC block.

w.DataSheet4U.com		7	6	5	4	3	2	1	0
EICRCG	Name			_	—		ICRCG2	ICRCG1	ICRCG0
(0xFFFF_EE20)	Read/Write							W	•
	Reset Value								
	Function						Clear interru 000: INT0 001: INT1 010: INT2 011: INT3	100: INT4 101: Rese 110: Rese	erved erved
	Note 1: Clearing the INT0-INT4 and INTRTC interrupt requests, if programmed for STOP/SLEEP wake- up signaling, requires two register settings: first, the EICRCG register in the CG block, and then the INTCLR register in the INTC block. The clearing of other interrupt sources is controlled through the INTCLR register alone.								
	Note 2: In cases where INT0-INT4 are not used for STOP/SLEEP wake-up signaling, they are controlled by the INTC block in the same way as other interrupt sources. INTRTC is controlled by both the CG and INTC blocks, regardless of whether it is used for wake-up signaling.								

5.3 System Clock Control Section

A system reset initializes the SYSCR0.XEN bit to 1, the SYSCR0.XTEN bit to 0 and the SYSCR1.GEAR[1:0] bits to 00, putting the TMP1941AF in Single-Clock mode. If the on-chip PLL is enabled, the PLL reference clock is always multiplied by four. By default, the system clock frequency (fsys) is geared down to fc/8, where fc = fosc \times 4 (fosc is the oscillator frequency). For example, if an 8-MHz crystal is connected between the X1 and X2 pins, the fsys clock operates at 4 MHz (8 \times 4 \times 1/8).

The PLL output clock can be disabled by setting the $\overline{\text{PLLOFF}}$ pin low during reset. Regardless of the logic state of the $\overline{\text{PLLOFF}}$ pin, the fsys frequency is, by default, geared down to fc/8. A reset clears the SYSCR1.DFOSC bit to 0, setting fc to fosc/2. Therefore, for example, if a 20-MHz crystal is connected between the X1 and X2 pins, fsys becomes $20 \times 1/2 \times 1/8 = 1.25$ MHz.

ww.DataSheet4U.com

Alternatively, the X1 pin can be driven with an external clock. Since the fsys clock must have a 50% duty cycle, it is recommended to use the default DFOSC bit value of 0 (i.e., $fc = fosc \times 1/2$). However, the divideby-2 clock generator may be bypassed by setting the DFOSC bit after reset. This causes fc to be equal to fosc; i.e., fsys becomes double the rate available when a crystal is connected between X1 and X2.

5.3.1 Oscillation Stabilization Time When Switching Between NORMAL and SLOW Modes

When a crystal is connected between the X1 and X2 pins and/or the XT1 and XT2 pins, the integrated warm-up period timer is used to assure oscillation stability. The warm-up period can be selected through the WUPT1–WUPT0 bits of the SYSCR2 to suit the crystal used. The warm-up period timer can be started by software writing a 1 to the WUEF bit in the SYSCR0. This bit is self-clearing; it can be read to ascertain that the timer has expired.

Table 5.1 shows the warm-up periods required when the clocking is switched between NORMAL and SLOW modes.

 Note 1: No warm-up is necessary when the TMP1941AF is driven by an external oscillator clock which is already stable. Note 2: Because the warm-up period timer is clocked by the oscillator clock, any frequency fluctuations will lead to small timer errors. Table 5.1 should be considered as approximate values. Note 3: Ensure that the PLL lock flag (SYSCR3.LUPFG) is cleared before starting the warm-up period timer. Note 4: When a low-speed crystal is connected between XT1 (Port 96) and XT2 (Port 97), the following register settings are required to reduce power consumption: When a crystal is connected between XT1 and XT2: P9CR.P96C-P97C = 11 P9.P96-P97 = 00 When XT1 is driven with an external clock: P9CR.P96C-P97C = 11 P9.P96-P97 = 10 		
 will lead to small timer errors. Table 5.1 should be considered as approximate values. Note 3: Ensure that the PLL lock flag (SYSCR3.LUPFG) is cleared before starting the warm-up period timer. Note 4: When a low-speed crystal is connected between XT1 (Port 96) and XT2 (Port 97), the following register settings are required to reduce power consumption: When a crystal is connected between XT1 and XT2: P9CR.P96C-P97C = 11 P9.P96-P97 = 00 When XT1 is driven with an external clock: P9CR.P96C-P97C = 11 	Note 1:	
timer. Note 4: When a low-speed crystal is connected between XT1 (Port 96) and XT2 (Port 97), the following register settings are required to reduce power consumption: When a crystal is connected between XT1 and XT2: P9CR.P96C-P97C = 11 P9.P96-P97 = 00 When XT1 is driven with an external clock: P9CR.P96C-P97C = 11	Note 2:	
register settings are required to reduce power consumption: When a crystal is connected between XT1 and XT2: P9CR.P96C–P97C = 11 P9.P96–P97 = 00 When XT1 is driven with an external clock: P9CR.P96C–P97C = 11	Note 3:	
P9CR.P96C–P97C = 11 P9.P96–P97 = 00 When XT1 is driven with an external clock: P9CR.P96C–P97C = 11	Note 4:	
P9CR.P96C-P97C = 11		P9CR.P96C-P97C = 11
		P9CR.P96C-P97C = 11

Warm-up Period Select SYSCR2.WUPT[1:0]	High-Speed Clock (fosc)	Low-Speed Clock (fs)
01 (2 ⁸ / oscillation frequency)	25.6 (μs)	7.8 (ms)
10 (2 ¹⁴ / oscillation frequency)	1.638 (ms)	500 (ms)
11 (2 ¹⁶ / oscillation frequency)	6.554 (ms)	2000 (ms)

Assumption: fosc = 10 MHz, fs = 32.768 kHz

Example: Switching from NORMAL mode to SLOW mode

SYSCR2.WUPT[1:0] = xxSelect warm-up period.SYSCR0.XTEN = 1Enable low-speed clock (fs) oscillation.SYSCR0.WUEF = 1Start warm-up period (WUP) timer.Check SYSCR0.WUEF.Wait until SYSCR0.WUEF is cleared (i.eSYSCR1.SYSCK = 1Switch system clock speed to low speedSYSCR0_XEN = 0Disable high-speed clock (fosc) oscillation	(fs).
SYSCR0.XEN = 0 Disable high-speed clock (fosc) oscillation	on.

5.3.2 System Clock Output

Either the fsys or fs clock can be driven out from the P44/SCOUT pin. The P44/SCOUT pin is configured as SCOUT (system clock output) by programming the Port 4 registers as follows: P4CR.P44C=1 and P4FC.P44F=1. The output clock is selected through the SYSCR3.SCOSEL bit.

Table 5.2 shows the pin states in each clocking mode when the P44/SCOUT pin is configured as SCOUT.

	NORMAL/	Standby Modes					
SCOUT Select	SLOW	IDLE SLEEP		STOP			
SCOSEL = 0	The fs clock is driver	Held at either 1 or 0.					
SCOSEL = 1	The fsys clock is driv	Heid at either 1 of 0.					

Table 5.2 SCOUT Output States

NOTE: The phase difference between the system clock output signal (SCOUT) and the internal clock signal can not be guaranteed.

5.3.3 Reducing the Oscillator Clock Drive Capability


When a crystal is connected between the X1 and X2 pins and/or between XT1 and XT2 pins, oscillator noise and power consumption can be reduced through the programming of the SYSCR2.

Setting the SYSCR2.DRVOSCH bit reduces the drive capability of the high-speed oscillator. Setting the SYSCR2.DRVOSCL bit reduces the drive capability of the low-speed oscillator clock.

A reset clears both the DRVOSCH and DRVOSCL bits to 0, providing a high drive capability at power-up. Both the high-speed and low-speed oscillator clocks must have a high drive capability (i.e., DRVOSCH=0, DRVOSCL=0) when clocking modes are changed.

ww.DataSheet4U.com

• Drive capability of the high-speed oscillator



• Drive capability of the low-speed oscillator




Figure 5.4 Oscillator Clock Drive Capabilities

5.4 Prescalar Clock Control Section

The TMRA01, TMRA23, TMRB0 to TMRB3, SIO0 to SIO4 (there is no SIO2), and SBI have a clock prescalar. The prescalar clock source (ϕ T0) can be selected from fperiph/4, fperiph/2 and fperiph/1 through the PRCK[1:0] bits of the SYSCR0. fperiph can be selected from either fgear or fc through the FPSEL bit of the SYSCR1. The default reset values select fgear as fperiph, and fperiph/4 as ϕ T0.

5.5 Clock Frequency Multiplication Section (PLL)

The on-chip PLL multiplies the frequency of the high-speed oscillator clock (fosc) by four to generate the fpll clock. At reset, the PLL is disabled. To use the PLL, the \overline{PLLOFF} pin must be high when \overline{RESET} is released.

Note: If the PLLOFF pin is low when RESET is released, the PLL will be disabled and the oscillator clock will be driven with no frequency multiplication.

Being an analog circuit, the PLL requires a certain duration of time (called lock time) to stabilize, like an oscillator. The oscillator warm-up period (WUP) timer is also used as the PLL lock timer. The LUPTM bit in the SYSCR3 must be programmed so that the following relationship is satisfied:

PLL lock time \geq Oscillator warm-up time

At reset, the default lock-up time is 2^{16} / input frequency.

Setting the WUP timer control bit (SYSCR0.WUEF) starts the PLL lock timer. The SYSCR3.LUPTM bit remains set while the PLL is out of lock, and is cleared when the PLL locks.

In real-time applications whose software execution time is critical, once the PLL has gone out of lock in a standby mode, software must determine before resuming operation whether the PLL has locked (after the oscillator warm-up period timer has expired) in order to assure clock stability.

ww.DataSheet4U.com

There is one thing to remember when changing the clock gear value.

The clock gear can be changed by the programming of the GEAR[1:0] bits of the SYSCR1. The RF[1:0] bits of the CPU's Config register need not be altered. It takes a few clock cycles for a gear change to take effect. Therefore, one or more instructions following the instruction that changed the clock gear value may be executed using the old clock gear value. If subsequent instructions need be executed with a new clock gear value, a dummy instruction (one that executes a write cycle) should be inserted after the instruction that modifies the clock gear value.

When the clock gear is used, the prescalars within on-chip peripherals must be programmed so that the prescaler output (ϕTn) satisfies the following relationship:

 $\phi Tn < fsys / 2$

ww.DataSheet4U.com

5.6 Standby Control Section

The TMP1941AF provides support for several levels of power reduction. While in NORMAL mode, setting the Halt bit of the Config register within the TX19 core processor causes the TMP1941AF to enter one of the standby modes — IDLE, SLEEP or STOP — as specified by the SYSCR2.STBY[1:0] bits. Setting the Doze bit of the Config register causes the TMP1941AF to enter IDLE (Doze) mode, irrespective of the setting of SYSCR2.STBY[1:0].


Prior to a transition to any of the standby modes, all interrupts other than those used for wake-up signaling must be disabled through the Interrupt Controller (INTC).

The characteristics of the IDLE, SLEEP and STOP modes are as follows:

IDLE: The CPU stops.

On-chip peripherals can be selectively enabled and disabled through use of a register bit in a given peripheral, as shown in Table 5.3.

Peripheral	IDLE Mode Bit
TMRA01	TA01RUN.I2TA01
TMRA23	TA23RUN.I2TA23
TMRB0	TB0RUN.I2TB0
TMRB1	TB1RUN.I2TB1
TMRB2	TB2RUN.I2TB2
TMRB3	TB3RUN.I2TB3
SIO0	SC0MOD1.I2S0
SIO1	SC1MOD1.I2S1
SIO3	SC3MOD1.I2S3
SIO4	SC4MOD1.I2S4
SBI	SBI0BR1.I2SBI0
ADC	ADMOD1.I2AD
WDT	WDMOD.I2WDT



Note 1: In Halt mode (i.e., a standby mode entered by setting the Halt bit in the Config register), the TMP1941AF freezes the TX19 core processor, preserving the pipeline state. In Halt mode, the TMP1941AF ignores any external bus requests; so it continues to assume bus mastership.

Note 2: In Doze mode (i.e., a standby mode entered by setting the Doze bit in the Config register), the TMP1941AF freezes the TX19 core processor, preserving the pipeline state. In Doze mode, the TMP1941AF recognizes external bus requests.

SLEEP: Only the internal low-speed oscillator and the RTC are operational.

STOP: The whole TMP1941AF stops.

5.6.1 TMP1941AF Operation in NORMAL and Standby Modes

Operation Mode	Operating States
NORMAL	The TX19 core processor and peripherals operate at frequencies specified in the CG block.
IDLE (Halt)	The processor and DMAC operations stop; other on-chip peripherals can be selectively disabled.
IDLE (Doze)	Processor operation stops; the DMAC is operational; other on-chip peripherals can be selectively disabled.
SLEEP	Processor operation stops; of the on-chip peripherals, only the RTC is operational (at fs).
STOP	All processor and peripheral operations stop completely.

Table 5.4 TMP1941AF Operation in NORMAL and Standby Modes

vw.DataSheet4U.com

5.6.2 CG Operation in NORMAL and Standby Modes

Clock Source	Mode	Oscillator	PLL	Clock Supply to Peripherals	Clock Supply to CPU
Crystal	NORMAL	On	On	Yes	Yes
	SLOW	On	Off	Partially supplied (See Note.)	Yes
	IDLE (Halt)	On	On	Selectable	No
	IDLE (Doze)	On	On	Selectable	No
	SLEEP	fs only	Off	RTC only	No
	STOP	Off	Off	No	No
External Clock	NORMAL	Off	On	Yes	Yes
	SLOW	Off	Off	Partially supplied (See Note.)	Yes
	IDLE (Halt)	Off	On	Selectable	No
	IDLE (Doze)	Off	On	Selectable	No
	SLEEP	Off	Off	RTC only	No
	STOP	Off	Off	No	No

Table 5.5 CG States in NORMAL and Standby Modes

Note: The INTC, External Bus Interface (EBIF), I/O ports, WDT and RTC can operate in SLOW mode.

5.6.3 Processor and Peripheral Block Operation in Standby Modes

Table 5.6	Processor and	Peripheral	Blocks i	in Standby	Modes
-----------	---------------	------------	----------	------------	-------

Circuit Block	Clock Source	IDLE (Doze)	IDLE (Halt)	SLEEP	STOP
TX19 Core Processor		Off	Off	Off	Off
DMAC		On	Off	Off	Off
INTC		On	On	Off	Off
EBIF		On	On	Off	Off
External Bus Mastership		On	On	Off	Off
I/O Ports	fsys	On	Off	Off	Off
ADC				Off	Off
SIO				Off	Off
12C		Selectable on a bl	ock-by-block basis	Off	Off
Timer Counters				Off	Off
WDT				Off	Off
RTC	fs	On	On	On	Off
CG	—	On	On	On	Off

5.6.4 Wake-up Signaling

There are two ways to exit a standby mode: an interrupt request or reset signal. Availability of wakeup signaling depends on the settings of the Interrupt Mask Level bits, CMask[15:13], of the CP0 Status register and the current standby mode (see Table 5.7).

• Wake-up via Interrupt Signaling

The operation upon return from a standby mode varies, depending on the interrupt priority level programmed before entering a standby mode. If the interrupt priority level is greater than the processor's interrupt mask level, execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the instruction that activated the standby mode (i.e., the instruction that set the Halt or Doze bit in the Config register).

If the interrupt priority level is equal to or less than the processor's interrupt mask level, program execution resumes with the instruction that activated the standby mode. The interrupt is left pending.

Nonmaskable interrupts are always serviced upon return from a standby mode, regardless of the current interrupt mask level.

• Wake-up via Reset Signaling

Reset signaling always brings the TMP1941AF out of any standby mode. A wake-up from STOP mode must allow sufficient time for the oscillator to restart and stabilize (see Table 5.1).

A reset does not affect the contents of the on-chip RAM, but initializes everything else, whereas an interrupt preserves all internal states that were in effect before the standby mode was entered.

ww.DataSheet4U.com

	Interrupt Masking		Unmasked Interrupt (request_level > mask_level)		Masked Interrupt (request_level ≤ mask_level)		level)	
	Standby Mode		IDLE (Programmable)	SLEEP	STOP	IDLE (Programmable)	SLEEP	STOP
		NMI	1	1	\checkmark^1	1	1	\checkmark^1
		INTWDT	1	-	_	1	-	_
		INT0-4	✓	1	\checkmark^1	\$	\$	◆ ¹
sec		INTRTC	✓	1	-	\$	\$	-
Sources		INT5–A	✓	-	-	\$	-	-
	pts	INTTA0-3	✓	-	-	\$	-	-
Signaling	Interrupts	INTTB00–31 INTTBOF0–3	1	-	-	\$	-	-
		INTRX0-4	7			•		
Wake-up		INTTX0–4	<i>,</i>	-	Ι	*	_	-
Wa		INTS2	1	-	-	\$	_	-
		INTAD	1	-	-	\$	_	-
		INTDMA ²	✓	-	-	\$	-	-
	RESET		✓	1	1	✓	1	✓

Table 5.7 Wake-up Signaling Sources and Wake-up Operations

✓: Execution resumes with the interrupt service routine. (RESET initializes the whole TMP1941AF.)

♦: Execution resumes with the instruction that activated the standby mode. The interrupt is left pending.

-: Cannot be used to exit a standby mode.

Note 1: The TMP1941AF exits the standby mode after the warm-up period timer expires.

Note 2: INTDMA is accepted only in IDLE (Doze) mode.

- Note 3: If the interrupt request level is greater than the mask level, an interrupt signal which is programmed as levelsensitive must be held active until interrupt processing begins. Otherwise, the interrupt will not be serviced successfully.
- Note 4: If interrupts are disabled in the CPU, all interrupts other than those used for wake-up signaling must also be disabled in the Interrupt Controller (INTC) before a standby mode is entered. Otherwise, any interrupt could take the TMP1941AF out of the standby mode.


5.6.5 STOP Mode

The STOP mode stops the whole TMP1941AF, including the on-chip oscillator. Pin states in STOP mode depend on the setting of the SYSCR2.DRVE bit, as shown in Table 5.8. Upon detection of wakeup signaling, the warm-up period timer should be activated to allow sufficient time for the oscillator to restart and stabilize before exiting STOP mode. After that, the system clock output can restart. On exiting STOP mode, the TMP1941AF enters either NORMAL or SLOW mode, as programmed by the RXEN, RXTEN and RSYSCK bits of the SYSCR0.

These register bits must be programmed prior to the instruction that activates a standby mode. The warm-up period is chosen through the SYSCR2.WUPT[1:0] bits.

5.6.6 Returning from a Standby Mode

(1) Mode transitions from NORMAL to STOP to NORMAL




(2) Mode transitions from NORMAL to SLEEP to NORMAL

fsys (High-speed clock)		System clock stopped	
Mode	NORMAL	LSLEEP	ILXNORMAL
CG (High-speed clock) CG		High-speed clock	
(Low-speed clock)	Low-speed clock (fs) continues oscillation.		Low-speed clock (fs) continues oscillation.
(LOW Speed clock)			
Warm-up (W-up)			
	When fosc = 10 MHz	Warm-up started	Warm-up completed
	W-up Time Select SYSCR2.WUPT[1:0] W-up Tin		

W-up Time (fc)
25.6 μs
1.638 ms
6.554 ms

(3) Mode transitions from SLOW to STOP to SLOW



(4) Mode transitions from SLOW to SLEEP to SLOW

fsys (Low-speed clock)				
Mode	SLOW X	S	LEEP	X SLOW
CG (Low-speed clock) Warm-up (W-up)	When fosc = 32.768 kHz	<u>continue</u> Warm	peed clock so oscillation.	Warm-up completed
	W-up Time Select SYSCR2.WUPT[1:0]	W-up Time (fc)		
	01 (2 ⁸ /fosc)	7.8 ms		
	10 (2 ¹⁴ /fosc)	500 ms		
	11 (2 ¹⁶ /fosc)	2000 ms		

Note 1: Although the fs clock continues oscillation, a warm-up time must be specified.

For the TMP1941AF with an on-chip flash, when the RESET signal is used for STOP/ SLEEP wake-up Note 2: signaling, it must be held active for at least 500 µs for the internal system to stabilize.

	Pin Name	Туре	DRVE = 0	DRVE = 1
	AD0~AD7	Input/Output	_	_
	AD8~AD15	Input/Output	_	_
	A0~A7/A16~A23	Output	_	Output
	RD, WR	Output	_	Output
	WAIT, BUSRQ	Input	PU*	Input
	\overline{HWR} , \overline{BUSAK} , R/\overline{W}	Output	PU*	Output
	P37	Output mode		
	P40-43	Input mode	PU*	Input
		Output mode	PU*	Output
t4U.com	P44 (SCOUT)	Input mode		Input
		Output mode	_	Output
	P50–57	Input pin	_	_
	P70–76	Input mode	_	Input
		Output mode	_	Output
	P77 (INT0)	Input mode	—	Input
		Output mode	—	Output
		Input mode (INT0)	Input	Input
	P80–87	Input mode	_	Input
		Output mode	—	Output
	P90–95	Input mode	—	Input
		Output mode	—	Output
	P96 (XT1) – P97 (XT2)	Input mode	—	Input
		Output mode	—	Output
		XT1, XT2	—	
	PA0–PA3	Input mode	—	Input
		Output mode	—	Output
		Input mode (INT1–INT4)	Input	Input
	PA4–PA7	Input mode	—	Input
		Output mode	—	Output
	NMI	Input pin	Input	Input
	ALE	Output pin	Output Low	Output Low
	RESET	Input pin	Input	Input
	AM0, AM1	Input pin	Input	Input
	X1	Input pin	—	—
	X2	Output pin	Output High	Output High

Table 5.8 Pin States in STOP Mode, Depending on the Setting of the SYSCR2.DRVE Bit

--: Pins configured for input mode and input-only pins are disabled. Pins configured for output mode and output-only pins assume the high-Impedance state.

Input: The input gate is active; the input voltage must be held at either the high or low level to keep the input pin from floating.

Output: Pin direction is output.

PU*: Programmable pull-up. Because the input gate is always disabled, no overlap current flows while in high-impedance state.

6. Interrupts

6.1 Overview

Interrupt processing is coordinated bewtween the CP0 Status register, the Interrupt Controller (INTC) and the Clock Generator (CG). The Status register contains the Interrupt Mask Level field (CMask[15:13]) and the Interrupt Enable bit (IEc). For interrupt processing, also refer to the *32-Bit TX System RISC TX19 Core Architecture* manual.

The TMP1941AF interrupt mechanism includes the following features:

- 4 CPU internal interrupts (software interrupts)
- 12 external interrupt pins (NMI , INT0 through INTA)
- 32 on-chip peripheral interrupts
- Vector generation for each interrupt source
- Programmable priority for each interrupt source (7 levels)
- DMA trigger on interrupt




Figure 6.1 General Interrupt Mechanism

The Interrupt Detection block monitors interrupt events. Each interrupt source can be individually programmed for active polarity and either level or edge sensitivity. The TMP1941AF interrupts are broadly grouped as follows:

- External interrupts INT0–INT4 and INTRTC
 - When enabled for STOP/SLEEP wake-up signaling

The TMP1941AF awakens from STOP or SLEEP mode, if so programmed, when any of the external interrupts INT0–INT4 or INTRTC is asserted. The EMCGxx field in the IMCGxx register

defines the interrupt polarity. The INTxEN bit in the IMCGxx register controls whether these interrupt sources are enabled as wake-up signal sources (1=enable). If enabled, the interrupt polarity (EIMxx) field in the INTC's IMCxx register has no effect, but must be set to 01, or high level. The ILxx field in the IMCxx register determines the action taken after exiting STOP/SLEEP mode; i.e., whether execution resumes with an interrupt service routine.

• When disabled for STOP/SLEEP wake-up signaling

If INT0–INT4 are disabled for STOP/SLEEP wake-up signaling, the INTC alone determines the polarity and enabling of these interrupt sources. INTRTC is programmed through both the CG and INTC, regardless of whether it is used for wake-up signaling.

• External interrupts INT5–INTA and internal interrupts except INTRTC

These interrupts are programmable through the INTC.

The INTC collects interrupt events, prioritizes them and presents the highest-priority request to the TX19 core processor. Hardware interrupts are summarized below.

Interrupt		Programming	Interrupt Sensing
INT0–INT4		IMCGxx reg. in CG IMCx reg. in INTC	When enabled for STOP/SLEEP wake-up signaling, the polarity field in the INTC has no effect, but must always be set to "high-level." The actual sensitivity is programmed in the CG. When disabled for STOP/SLEEP wake-up signaling, interrupt sensitivity is programmed in the INTC. In either case, each interrupt source is individually configurable as negative or positive polarity, and as edge-triggered or level-sensitive.
INTRTC		IMCGxx reg. in CG IMCx reg. in INTC	In the INTC, the polarity must always be set to "high-level." The actual sensitivity must be configured as rising-edge triggered in the CG.
INT0-INTA		IMCx reg. in INTC	Configurable as negative or positive polarity, and as edge- triggered or level-sensitive.
On-Chip Peripherals	INTDMAn	IMCx reg. in INTC	Falling edge
	Other	IMCx reg. in INTC	Rising edge

Here are example register settings required to enable and disable the INT0 interrupt as a source of the STOP/SLEEP wake-up signal (negative-edge triggered).

• Enabling the interrupt

e i		
IMCGA0.EMCG[01:00] = 10	: Configure INT0 as negative-edge triggered	
EICRCG.ICRCG[2:0] = 000	: Clear INT0 request	CG block
IMCGA0.INT0EN = 1	: Enable INTO for wake-up signaling	
IMC0L.EIM[11:10] = 01	: Configure INT0 as high-level sensitive	
INTCLR.EICLR[5:0] = 000001	: Clear INT0 request	INTC block
IMC0L.IL[12:10] = 101	: Set INT0 priority level to 5	
Status.IEc = 1, Status.CMask = x	XXX	TX19 core processor

• Disabling the interrupt

U I		
Status.IEc $= 0$		TX19 core processor
IMC0L.IL[12:10] = 000	: Disable INT0 interrupt	
INTCLR.EICLR[5:0] = 000001	: Clear INT0 request	
IMCGA0.INT0EN = 0	: Disable INT0 for wake-up signaling	
EICRCG.ICRCG[2:0] = 000	: Clear INT0 request	

6.2 Interrupt Sources

The TMP1941AF provides a reset interrupt, nonmaskable interrupts, and maskable interrupts:

• Reset and nonmaskable interrupts

The $\overline{\text{RESET}}$ pin causes a Reset interrupt. The $\overline{\text{NMI}}$ pin functions as a nonmaskable interrupt. The on-chip Watchdog Timer (WDT) is also capable of being a source of a nonmaskable interrupt (INTWDT). Reset and nonmaskable interrupts are always vectored to virtual address 0xBFC0_0000.

• Maskable interrupts

The TMP1941AF supports two types of maskable interrupts: software and hardware interrupts. Maskable interrupts are vectored to virtual addresses 0xBFC0_0210 through 0xBFC0_0260, as shown below.

ww.DataSheet4U.com

Interrupt Source		Virtual Vector Address
Reset		0xBFC0_0000
Nonmaskable		
Software	Swi0	0xBFC0_0210
	Swi1	0xBFC0_0220
	Swi2	0xBFC0_0230
	Swi3	0xBFC0_0240
Hardware		0xBFC0_0260
	set nmaskable Software	set nmaskable Software Swi0 Swi1 Swi2 Swi3

Note 1: The above table shows the vector addresses when the BEV bit in the CP0 Status register is set to 1. When BEV=1, all exception vectors reside in the on-chip ROM space.

Note 2: Software interrupts are posted by setting one of the Sw[3:0] bits in the CP0 Cause register. Software interrupts are distinct from the "Software Set" interrupt which is one of the hardware interrupt sources. A Software Set interrupt is posted from the INTC to the TX19 core processor when the IL0[2:0] field in the INTC's IMC0 register is set to a non-zero value.

	Interrupt Number	IVR[9:0]	Interrupt Source	Interrupt Control Register	Address
	0	000	Software Set	IMC0L	0xFFFF_E000
	1	010	INT0 pin		
	2	020	INT1 pin	IMC0H	0xFFFF_E002
	3	030	INT2 pin		
	4	040	INT3 pin	IMC1L	0xFFFF_E004
	5	050	INT4 pin		
	6	060	Reserved	IMC1H	0xFFFF_E006
	7	070	Reserved		
	8	080	Reserved	IMC2L	0xFFFF_E008
40	^{com} 9	090	Reserved		
	10	0A0	INT5 pin	IMC2H	0xFFFF_E00A
	11	0B0	INT6 pin		
	12	0C0	INT7 pin	IMC3L	0xFFFF_E00C
	13	0D0	INT8 pin		
	14	0E0	INT9 pin	IMC3H	0xFFFF_E00E
	15	0F0	INTA pin		
	16	100	Reserved	IMC4L	0xFFFF_E010
	17	110	Reserved		
	18	120	Reserved	IMC4H	0xFFFF_E012
	19	130	Reserved		
	20	140	INTTA0: 8-Bit Timer 0	IMC5L	0xFFFF_E014
	21	150	INTTA1: 8-Bit Timer 1		
	22	160	INTTA2: 8-Bit Timer 2	IMC5H	0xFFFF_E016
	23	170	INTTA3: 8-Bit Timer 3		
	24	180	Reserved	IMC6L	0xFFFF_E018
	25	190	Reserved		
	26	1A0	Reserved	IMC6H	0xFFFF_E01A
	27	1B0		11.4071	
	28	1C0	INTTB00: 16-Bit Timer 0 (TB0RG0)	IMC7L	0xFFFF_E01C
	29	1D0	INTTB01: 16-bit Timer 0 (TB0RG1)		
	30	1E0	INTTB10: 16-bit Timer 1 (TB1RG0)	IMC7H	0xFFFF_E01E
	31	1F0	INTTB11: 16-bit Timer 1 (TB1RG1)	IMCOL	
	32 33	200 210	INTTB20: 16-bit Timer 2 (TB2RG0) INTTB21: 16-bit Timer 2 (TB2RG1)	IMC8L	0xFFFF_E020
	33 34	210		IMC8H	
	34 35	220	INTTB30: 16-bit Timer 3 (TB3RG0) INTTB31: 16-bit Timer 3 (TB3RG1)	IIVICOT	0xFFFF_E022
	36	230	Reserved	IMC9L	0xFFFF_E024
	37	240 250	Reserved	INCOL	UXITIT_L024
	38	260	Reserved	IMC9H	0xFFFF_E026
	39	200	Reserved	INCOL	0001111_E020
	40	280	INTTBOF0: 16-Bit Timer 0 (Overflow)	IMCAL	0xFFFF E028
	40	290	INTTBOF1: 16-Bit Timer 1 (Overflow)	INIOAL	000000000000000000000000000000000000000
	42	200 2A0	INTTBOF2: 16-Bit Timer 2 (Overflow)	IMCAH	0xFFFF_E02A
	43	2B0	INTTBOF3: 16-Bit Timer 3 (Overflow)	intertit	0,1111_202/1
	43	2D0 2C0	Reserved	IMCBL	0xFFFF_E02C
	45	2D0	Reserved		
	46	2E0	Reserved	IMCBH	0xFFFF_E02E
	40	2E0	Reserved		
	48	300	INTRX0: SIO receive (Channel 0)	IMCCL	0xFFFF_E030
	49	310	INTTX0: SIO transmit (Channel 0)		
	50	320	INTRX1: SIO receive (Channel 1)	IMCCH	0xFFFF_E032
	51	330	INTTX1: SIO transmit (Channel 1)		5TE002
	52	340	INTS2: Serial Bus Interface (SBI)	IMCDL	0xFFFF_E034
	53	350	Reserved		5/4 · · · / _E004

Table 6.1	Hardware Interrupt Sources
-----------	----------------------------



Interrupt Number	IVR[9:0]	Interrupt Source	Interrupt Control Register	Address
54	360	INTRX3: SIO receive (Channel 3)	IMCDH	0xFFFF_E036
55	370	INTTX3: SIO transmit (Channel 3)		
56	380	INTRX4: SIO receive (Channel 4)	IMCEL	0xFFFF_E038
57	390	INTTX4: SIO transmit (Channel 4)		
58	3A0	INTRTC: RTC	IMCEH	0xFFFF_E03A
59	3B0	INTAD: A/D conversion complete		
60	3C0	INTDMA0: DMA complete (Channel 0)	IMCFL	0xFFFF_E03C
61	3D0	INTDMA1: DMA complete (Channel 1)		
62	3E0	INTDMA2: DMA complete (Channel 2)	IMCFH	0xFFFF_E03E
63	3F0	INTDMA3: DMA complete (Channel 3)		

w.DataSheet4U.com

6.3 Interrupt Detection

When enabled as a STOP/SLEEP wake-up signal, the polarities of INT0–INT4 are programmed in the EMCGxx field of the IMCGxx register within the CG; in this case, the EIMxx field of the IMCx register within the INTC has no effect; it must be set to "high-level sensitive," though. When disabled as a wake-up singnal, the polarities of INT0–INT4 are programmed in the EIMxx field in the INTC's IMCx register. The polarity of INTRTC is always programmed in both the CG and the INTC. All other interrupts are always programmed in the INTC's IMCx register.

Each interrupt source is individually configurable as negative or positive polarity, and as edge-triggered or level-sensitive. When a selected transition is detected, an interrupt request is issued to the INTC (except for the NMI and INTWDT interrupts, which are directly delivered to the TX19 core processor).

It is the responsibility of software (an interrupt handler routine) to determine the cause of an interrupt and to clear the interrupt condition. INTRTC and INTO–INT4 used for STOP/SLEEP wake-up signaling require software access to two registers: the EICRCG register in the CG and the INTCLR register in the INTC. Other interrupts can be cleared by writing its IVR[9:4] value to the INTCLR register located within the INTC. For an external interrupt configured as level-sensitive, software must explicitly address the device in question and clear the interrupt condition. A level-sensitive interrupt signal must be held active until the TX19 core processor reads its interrupt vector from the Interrupt Vector Register (IVR).

6.4 Resolving Interrupt Priority

(1) Seven Interrupt Priority Levels

The Interrupt Mode Control registers (IMCF–IMC0) contain a 3-bit interrupt priority level (ILx) field for each interrupt source, which ranges from level 0 to level 7, with level 7 being the highest priority. Level 0 indicates that the interrupt is disabled.

(2) Interrupt Level Notification

When an interrupt event occurs, the INTC sends its priority level to the TX19 core processor. The processor can determine the priority level of an interrupt being requested by reading the IL field in the CP0 Cause register.

(3) Interrupt Vector (Interrupt Source Notification)

Whenever an interrupt request is made, the INTC automatically sets its vector in the IVR. The TX19 core processor can determine the exact cause of an interrupt by reading the IVR. If multiple interrupt requests occur at the same level, the interrupt with the smallest interrupt number is delivered (see Table 6.1). When no interrupt is pending, the IVR[9:4] field in the IVR contains a value of zero.

When the TX19 core processor responds to a request with an interrupt acknowledge cycle, the INTC forwards the interrupt vector for that interrupt request. At this time, the TX19 core processor saves the priority level value in the CMask field of the CP0 Status register.

6.5 Register Description

Address	Symbol	Register Name	Corresponding Interrupt Number
0xFFFF_E060	INTCLR	Interrupt Request Clear Register	All (63 – 0)
0xFFFF_E040	IVR	Interrupt Vector Register	All (63 – 0)
0xFFFF_E03C	IMCF	Interrupt Mode Control Register F	63 – 60
0xFFFF_E038	IMCE	Interrupt Mode Control Register E	59 – 56
0xFFFF_E034	IMCD	Interrupt Mode Control Register D	55 – 52
0xFFFF_E030	IMCC	Interrupt Mode Control Register C	51 – 48
0xFFFF_E02C	IMCB	Interrupt Mode Control Register B	47 – 44
0xFFFF_E028	IMCA	Interrupt Mode Control Register A	43 – 40
0xFFFF_E024	IMC9	Interrupt Mode Control Register 9	39 – 36
0xFFFF_E020	IMC8	Interrupt Mode Control Register 8	35 – 32
0xFFFF_E01C	IMC7	Interrupt Mode Control Register 7	31 – 28
0xFFFF_E018	IMC6	Interrupt Mode Control Register 6	27 – 24
0xFFFF_E014	IMC5	Interrupt Mode Control Register 5	23 – 20
0xFFFF_E010	IMC4	Interrupt Mode Control Register 4	19 – 16
0xFFFF_E00C	IMC3	Interrupt Mode Control Register 3	15 – 12
0xFFFF_E008	IMC2	Interrupt Mode Control Register 2	11 - 8
0xFFFF_E004	IMC1	Interrupt Mode Control Register 1	7 – 4
0xFFFF_E000	IMC0	Interrupt Mode Control Register 0	3 – 0

Table 6.2 INTC Register Map

6.5.1 Interrupt Vector Register (IVR)

This register indicates the vector for the interrupt source when there is an interrupt event.

		7	6	5	4	3	2	1	0	
IVR	Name	IVRL — —								
(0xFFFF_E040)	Read/Write		R							
	Reset Value	0	0	0	0	0	0	0	0	
	Function	Interrupt veo interrupt	tor for the so	ource of the o						
		15	14	13	12	11	10	9	8	
	Name			IVI	RΗ			IV	RL	
	Read/Write			R/	W			F	२	
	Reset Value	0	0	0	0	0	0	0	0	
	Function								Interrupt vector for the source of the current interrupt	
		23	22	21	20	19	18	17	16	
	Name				IVI	RM				
	Read/Write				R/	W				
	Reset Value	0	0	0	0	0	0	0	0	
	Function									
		31	30	29	28	27	26	25	24	
	Name				IVI	RM				
	Read/Write				R/	W				
	Reset Value	0	0	0	0	0	0	0	0	
	Function									

6.5.2 Interrupt Mode Control Registers (IMCF–IMC0)

These registers control the interrupt priority level, active polarity, either level or edge sensitivity, and DMA triggering.

	22	8	1	1			1				
		7	6	5	4	3	2	1	0		
IMC0L	Name	—		EIM01	EIM00	DM0	IL02	IL01	IL00		
(0xFFFF_E000)	Read/Write	_	_		•	R	Ŵ	W			
	Reset Value	_	_	0	0	0	0	0	0		
ataSheet4U.com	Function			Interrupt sensitivity 00: Low level Must be set to 00.		DMA trigger 0: Disable 1: Enable	When DM0 = 0 Interrupt Number 0 (Software Set) 000: Interrupt disabled. 001–111: Priority level (1–7) When DM0 = 1 DMAC channel select 000–011: Channel number (0–3) 100–111: Don't use.		d. el (1–7)		
itaSheet4U.com		15	14	13	12	11	10	9	8		
	Name	_		EIM11	EIM10	DM1	IL12	IL11	IL10		
	Read/Write	_	_		•	R	Ŵ	•	•		
	Reset Value	_	_	0	0	0	0	0	0		
	Function			Interrupt ser 00: Low leve 01: High lev 10: Falling e 11: Rising e	el el edge dge	DMA trigger 0: Disable 1: Enable	rigger Interrupt Number 1 (INTO pin) 000: Interrupt disabled.				
		23	22	21	20	19	18	17	16		
IMC0H	Name	—		EIM21	EIM20	DM2	IL22	IL21	IL20		
(0xFFFF_E002)	Read/Write	_	_		-	R	Ŵ				
	Reset Value	_	_	0	0	0	0	0	0		
	Function				s above T1)	Same as above (INT1)		Number 2 (I ame as abov			
		31	30	29	28	27	26	25	24		
	Name	—		EIM31	EIM30	DM3	IL32	IL31	IL30		
	Read/Write		_			R	/W				
	Reset Value	_		0	0	0	0	0	0		
	Function				s above T2)	Same as above (INT2)		Number 3 (I ame as abov	• •		
	Note 2: For Note 3: Wh	a complete en an inter	e list of the rupt is use	be program Interrupt Mo ed to trigger gramming of	de Control	registers, se	e Chapter 1		be put in		

6.5.3 Interrupt Request Clear Register (INTCLR)

Loading the EICLR[5:0] field of this register with the IVRL[9:4] value of the IVR causes the corresponding interrupt to be cleared.

		7	6	5	4	3	2	1	0
INTCLR	Name			EICLR5	EICLR4	EICLR3	EICLR2	EICLR1	EICLR0
0xFFFF_E060)	Read/Write			W					
	Reset Value			—					—
	Function				IVRL[9:4]	value for an	interrupt to b	e cleared	
	 Note1: An interrupt request must not be cleared before the TX19 core processor reads the IV Note2: Follow the steps below to disable a particular interrupt with the Interrupt Controller (II 1. Globally disable the acceptance of interrupts by the core processor by clearing the the Status register. 2. Disable a desired interrupt with the INTC by clearing the ILx[2:0] field of the IMCxx 3. Execute the SYNC instruction. 4. Enable the acceptance of interrupts by the core processor by setting the IEc Status register. Example: mtc0 r0, r31 ; _DI(); sb r0, IMC** ; IMC** = 0; sync ; _SYNC(); mtc0 \$sp, r31 ; _EI(); 								NTC). Ec bit of register.

7. I/O Ports

The TMP1941AF has 46 I/O port pins. All the port pins except a few share pins with alternate functions. They can be individually programmed as general-purpose I/O or dedicated I/O for the on-chip CPU or peripherals. Table 7.1 shows all the I/O port pins available on the TMP1941AF and their shared functions. (There is no Port 6.) Table 7.2 is a summary of register settings used to control the port pins.

	Port	Pin Name	# of Pins	Direction	Pull Resistor	Direction Programmability	Alternate Functions
	Port 3	P37	1	Input/output	Pullup	Bitwise	
		P40	1	Input/output	Pullup	Bitwise	CS0
DataShee	t/III.com	P41	1	Input/output	Pullup	Bitwise	CS1
Jalaonee	Port 4	P42	1	Input/output	Pullup	Bitwise	CS2
		P43	1	Input/output	Pullup	Bitwise	CS3
		P44	1	Input/output		Bitwise	SCOUT
	Port 5	P50–P57	8	Input	_	Fixed	AN0-AN7/ ADTRG (P53)
		P70	1	Input/output	—	Bitwise	TA0IN/TXD3
		P71	1	Input/output	—	Bitwise	TA1OUT/RXD3
		P72	1	Input/output	—	Bitwise	TA2IN/TXD4
	Port 7	P73	1	Input/output	—	Bitwise	TA3OUT/RXD4
	1 OIT 7	P74	1	Input/output	—	Bitwise	TB0IN0/INT5
		P75	1	Input/output	—	Bitwise	TB0IN1/INT6
		P76	1	Input/output	—	Bitwise	TBOOUT
		P77	1	Input/output	—	Bitwise	INTO
		P80	1	Input/output	—	Bitwise	TB1IN0/INT7
		P81	1	Input/output	_	Bitwise	TB1IN1/INT8
		P82	1	Input/output	_	Bitwise	TB1OUT
	Port 8	P83	1	Input/output	—	Bitwise	TB2IN0INT9
	1 011 0	P84	1	Input/output	—	Bitwise	TB2IN1/INTA
		P85	1	Input/output	—	Bitwise	TB2OUT (/BOOT in TMP1940FDBF)
		P86	1	Input/output	_	Bitwise	TB3OUT/INTLV
		P87	1	Input/output	—	Bitwise	
		P90	1	Input/output	_	Bitwise	TXD0
		P91	1	Input/output	_	Bitwise	RXD0
		P92	1	Input/output	—	Bitwise	SCLK0/CTS0
	Port 9	P93	1	Input/output	—	Bitwise	TXD1
	1 011 5	P94	1	Input/output	—	Bitwise	RXD1
		P95	1	Input/output	_	Bitwise	SCLK1/CTS1
		P96	1	Input/output	_	Bitwise	XT1
		P97	1	Input/output	_	Bitwise	XT2
		PA0–PA3	4	Input/output	—	Bitwise	INT1–INT4
		PA4	1	Input/output	—	Bitwise	
	Port A	PA5	1	Input/output	—	Bitwise	SCK
		PA6	1	Input/output	—	Bitwise	SO/SDA
		PA7	1	Input/output	_	Bitwise	SI/SCL

Dant	Dia Mara	Direction / Function	I/O Register Settings				
Port	Pin Name	Direction / Function	Pn	PnCR	PnFC		
	AD0-AD7 bus	Input/output	N/A	N/A	N/A		
	AD8-AD15 bus	Input/output	N/A	N/A	N/A		
	A8-A15 bus	Output	N/A	N/A	N/A		
	A16-A23 bus	Output	N/A	N/A	N/A		
	RD	Output	N/A	N/A	N/A		
	WR	Output	N/A	N/A	N/A		
	HWR (Note 1)	Output	N/A	N/A N/A	N/A		
_	HWR (NOLE I)						
	WAIT	Input (with pullup disabled)	0	N/A	N/A		
neet4U.com		Input (with pullup enabled)	1	N/A	N/A		
10.0011	BUSRQ	Input (with pullup disabled)	0	N/A	N/A		
		Input (with pullup enabled)	1	N/A	N/A		
	BUSAK	Output	N/A	N/A	N/A		
	R/\overline{W} (Note 1)	Output	N/A	N/A	N/A		
Dort 2	D27	Input port (with pullup disabled)	0	0	0		
Port 3	P37	Input port (with pullup enabled)	1	0	0		
	P40–P43	Input port (with pullup disabled)	0	0	0		
	(Note 1)	Input port (with pullup enabled)	1	0	0		
		Output port	Х	1	0		
5	P40	CS0 output	Х	1	1		
Port 4	P41	CS1 output	Х	1	1		
	P42	CS2 output	Х	1	1		
	P43	CS3 output	Х	1	1		
	P44	SCOUT output	Х	1	1		
	P50–P57	Input port	Х				
Port 5		AN[0:7] inputs (Note 2)	Х	N/A			
	P53	ADTRG input (Note 3)	Х				
	P70–P77	Input port	Х	0	0		
		Output port	Х	1	0		
	P70	TA0IN input	Х	0	1		
		TXD3 output	Х	1	1		
	P71	TA1OUT output	Х	1	1		
		RXD3 input	Х	0	1		
	P72	TA2IN input	Х	0	1		
		TXD4 output	Х	1	1		
	P73	TA3OUT output	Х	1	1		
Port 7		RXD4 input	Х	0	1		
	P74	TB0IN0 input	Х	0	1		
		INT5 input	X	0	Setting unneeded		
	P75	TB0IN1 input	Х	0	1		
		INT6 input	Х	0	Setting unneeded		
	P76	TB0OUT output	Х	1	1		
	P77	Wake-up INT0 input (Note 4)	Х	0	1		
		INT0 input (no wake-up)	Х	0	Setting unneeded		

Table 7.2 I/O Port Programmability (1/2)

	Dout			I/O	Register Set	tings
	Port	Pin Name	Function / Direction	Pn	PnCR	PnFC
		P80–P87	Input port	Х	0	0
			Output port	Х	1	0
			TB1IN0 input	Х	0	1
		P80	INT7 input	х	0	Setting unneeded
		P81	TB1IN1 input	Х	0	1
			INT8 input	х	0	Setting unneeded
	Port 8	P82	TB1OUT output	Х	1	1
w.DataSheet4U		P83	TB2IN0 input	Х	0	1
			INT9 input	x	0	Setting unneeded
		P84	TB2IN1 input	Х	0	1
			INTA input	х	0	Setting unneeded
		P85	TB2OUT output	Х	1	1
		P86	TB3OUT output	Х	1	1
		P90-P95	Input port	Х	0	0
			Output port	Х	1	0
		P90	TXD0 output	Х	1	1
		P91	RXD0 input	Х	0	N/A
		P92	SCLK0 output	Х	1	1
			CTS0 /SCLK0 input	Х	0	1
	Port 9	P93	TXD1 output	Х	1	1
		P94	RXD1 input	Х	0	N/A
		P95	SCLK1 output	Х	1	1
			CTS1/SCLK1 input	Х	0	1
		P96–P97	Input port	Х	0	
			Output port (Note 5)	Х	1	N/A
			XT1-XT2 (Note 6)	Х	0	
		PA0–PA7	Input port	Х	0	0
			Output port	Х	1	0
		PA0-PA3	Wake-up INT1–INT4 inputs (Note 4)	х	0	Setting unneeded
			INT1–INT4 inputs (no wake-up)	Х	0	
	Port A	PA5	SCK input	Х	0	1
			SCK output	Х	1	1
		PA6	SDA input	Х	0	0
			SDA output (Note 5)/SO output	Х	1	1
		PA7	SI input/SCL input	Х	0	0
			SCL output (Note 7)	Х	1	1

Table 7.2 I/O Port Programmability (2/2)


X: Don't care


Pn: Port n Register, PnCR: Port n Control Register, PnFC: Port n Function Register

Note 1:	\overline{HWR} , R/ \overline{W} and P40 to P43 have their internal pullup resistors enabled when the corresponding P4FC register bit is set and when the bus is released.
Note 2:	When P50–P57 are configured as analog channels of the ADC, the ADCH[2:0] field in A/D Mode Control Register 1 (ADMOD1) is used to select a channel(s). See Section 15.1.
Note 3:	When P53 is configured as $\overline{\text{ADTRG}}$, the ADTRGE bit in the ADMOD1 register is used to enable and disable the external trigger input to the ADC.
Note 4:	When INT0–INT4 are enabled for a wake-up from STOP mode with the SYSCR2.DRIVE bit cleared (undriven pins), the corresponding bit in the PnFC must be set.
Note 5:	When P96–P97 are configured as output ports, they function as open-drain outputs.
Note 6:	When P96–P97 are configured as XT1–XT2, the SYSCR0 register must be programmed to enable oscillation, etc.
Note 7:	When PA6 and PA7 are configured as SDA and SCL outputs for the SBI, the ODEA[7:6] field in the Open-Drain Enable (ODE) register can be used to configure them as either push-pull or open-drain ouptuts. Upon reset, the default is push-pull. See Section 7.11.

7.1 Address/Data Bus Bits 0–7 (AD0–AD7)


AD0–AD7 function as bits 0–7 of the address/data bus. The address bits 0–7 (A0–A7) and the data bits 0–7 (D0–D7) are multiplexed onto these pins.






7.2 Address/Data Bus Bits 8–15 (AD8–AD15) / Address Bus Bits 8–15 (A8–A15)


These pins function as either AD[8:15] bits of the address/data bus or the A[8:15] bits of the address bus, depending on the logic state of the AM0 pin. When AM0 is at logic 0 (i.e., 16-bit data bus or mixed 8/16-bit data bus), these pins always function as the AD[8:15] bits of the address/data bus. When AM0 is at logic 1 (i.e., 8-bit data bus), these pins always function as the A[8:15] bits of the address bus.






7.3 Address Bus Bits 16–23 (A16–A23)

These pins always function as A[16:23] bits of the address bus.





7.4 \overline{RD} , \overline{WR} , \overline{HWR} , \overline{WAIT} , \overline{BUSRQ} , \overline{BUSAK} , R/\overline{W}

These pins always function as bus control signals. Upon reset, the internal pullup resistors of the \overline{WAIT} and \overline{BUSRQ} pins are enabled; the pullup resistors can be disabled by clearing the corresponding bits in the P3 register. \overline{HWR} and $\overline{R/W}$ are held at logic 1 while $\overline{BUSAK} = 0$.






Figure 7.4 \overline{RD} , \overline{WR} , \overline{HWR} , \overline{BUSAK} , R/\overline{W}



ww.DataSheet4U.com



			Pullu	p Control	Register				
		7	6	5	4	3	2	1	0
P3	Name	_		_	RQPUP	WTPUP	_	_	
(0xFFFF_F018)	Read/Write	R/W			R/W				
	Reset Value	1			1	1			
	Function	1			1 (Pullup)	1 (Pullup)			
0: Pullup disabled 1: Pullup enabled									
	Pullup Control		isters are pl	hysically th	e same regi	ster. Bit 7 of	this registe	er controls t	ne internal

Figure 7.6 WAIT / BUSRQ Pullup Control Register

7.5 Port 37

Port 37 functions as a general-purpose I/O pin. Port 37 can be configured as an input or an output by programming the P3CR register. Upon reset, the Output Latch P37 is set to 1 and the P37C bit in the P3CR register is cleared, configuring Port37 for input mode with pullup.




Figure 7.7 Port 37

			I	Port 3 Reg	jister				
		7	6	5	4	3	2	1	0
P3	Name	P37	_	_	_	_	_	_	
(0xFFFF_F018)	Read/Write	R/W			R/W	R/W			
	Reset Value	1			1	1			
	Functoin	0: Pullup disabled 1: Pullup enabled							

Note: The P3 and WAIT / BUSRQ Pullup Control registers are physically the same register. Bits 3 and 4 control the internal pullup resistors of WAIT and BUSRQ.

				0 00111011	.eg.ete.				
		7	6	5	4	3	2	1	0
P3CR	Name	P37		_	_	_		_	_
(0xFFFF_F01A)	Read/Write								
	Reset Value	0							
	Function	0: IN	Must be						
		1: OUT	written as 1.	written as 1.	written as 0.	written as 0.	written as 1.		

Port 3 Control Register

Figure 7.8 Port 37 Registers

7.6 Port 4 (P40–P44)

P40–P43 can be individually programmed to function as either discrete general-purpose I/O pins or programmable chip select ($\overline{CS0} - \overline{CS3}$) pins. P44 can be programmed to function as either a general-purpose I/O pin or a system clock output (SCOUT) pin.

The P4CR and P4FC registers select the direction and function of the Port 4 pins. Upon reset, the P4CR and P4FC register bits are cleared, configuring all the Port 4 pins as input port pins; P40–P43 have an internal pullup resistor. Upon reset, the Output Latch (P4) is set to all 1s.




Figure 7.9 Port 4 (P40–P43)




Figure 7.10 Port 4 (P44)

					gister				
		7	6	5	4	3	2	1	0
P4	Name	_	—	—	P44	P43	P42	P41	P40
(0xFFFF_F01E)	Read/Write	_	—	_			R/W		
	Reset Value	_	—	—			Input mode	1	
		—	—	—	1	1 (Pullup)	1 (Pullup)	1 (Pullup)	1 (Pullup)
			Port	4 Contro	l Register				
		7	6	5	4	3	2	1	0
P4CR	Name	_	_		P44C	P43C	P42C	P41C	P40C
(0xFFFF_F020)	Read/Write	_				-	W	-	•
Sheet4U.com	Reset Value	_	—	—	0	0	1	0	0
		_	—	_		0: IN	-	1: OUT	
					n Register				
		7	6	5	4	3	2	1	0
P4FC	Name	_	_	_	P44F	P43F	P42F	P41F	P40F
(0xFFFF_F021)	Read/Write	_				•	W	•	•
	Reset Value	_	—	_	0	0	1	0	0
	Function				0: Port		0: Port		•
					1: SCOUT		1: CS		
					ſ				
							0	Port (P40)	
							1	CS0	
						$ \longrightarrow$	0	Port (P41)	
							1	CS1	
						$ \longrightarrow $	0	Port (P42)	
							1	CS2	

Port 4 Register

Figure 7.11 Port 4 Registers

Port (P43)


CS3

0

1

7.7 Port 5 (P50–P57)

Eight Port 5 pins are input-only pins shared with the analog input pins of the A/D Converter (ADC). P53 is also shared with the A/D trigger input pin.



Note 1: A/D Mode Control Register 1 (ADMOD1) is used to select an A/D converter input channel(s) and to enable the A/D trigger input. See Section 15.1.

Note 2: When P53 is used as the A/D trigger Input (ADTRG) pin, P53 (AN3) can not function as an analog input.

7.8 Port 7 (P70–P77)

Eight Port 7 pins can be individually programmed to function as discrete general-purpose or dedicated I/O pins. Upon reset, all Port 7 pins are configured as input port pins. Alternatively, P70 and P72 can each be programmed as either the TXD output from an SIO channel or the clock input (TA0IN or TA2IN) to an 8-bit timer. P71 and P73 can each be programmed as either the RXD input to an SIO channel or the timer output (TA1OUT or TA3OUT) from an 8-bit timer. P74 and P75 can each be programmed as either the clock input (TB0IN0 or TB0IN1) to a 16-bit timer or an external interrupt request pin (INT5 or INT6). P76 can be programmed as the timer flip-flop output (TB0OUT) from a 16-bit timer. P77 can be programmed as an external interrupt request pin (INT0).

v.DataSheet4U.com

The P7CR and P7FC registers select the direction and function of the Port 7 pins. A reset sets the Output Latch (P7) to all 1s, and clears the P7CR and P7FC register bits, configuring all Port 7 pins as input port pins. When INTO is used as a wake-up from STOP mode with the SYSCR2.DRVE bit cleared, the P7FC.P77F bit must be set to 1.




Figure 7.14 Port 7 (P70, P72)





Figure 7.15 Port 7 (P71, P73, P74, P75)









Figure 7.17 Port 7 Registers

7.9 Port 8 (P80–P87)

Eight Port 8 pins can be individually programmed to function as discrete general-purpose or dedicated I/O pins. Upon reset, all Port 8 pins are configured as input port pins, and the Output Latch (P8) is set to all 1s. Port 8 pins (except P87) can be programmed as clock inputs to 16-bit timers, timer flip-flop outputs from 16-bit timers, or external interrupt request pins (INT7 through INTA).

Setting the P8FC register bits configures the Port 8 pins for dedicated functions. A reset clears all the P8CR and P8FC register bits, configuring all Port 8 pins as input port pins.

ww.DataSheet4U.com





				Port 8 Reg	JISIEI				
		7	6	5	4	3	2	1	0
P8	Name	P87	P86	P85	P84	P83	P82	P81	P80
(0xFFFF_F030)	Read/Write				R	/W			
	Reset Value			Input mo	ode (The Out	tput Latch is	set to 1.)		
			Port	8 Control	Register				
		7	6	5	4	3	2	1	0
P8CR	Name	P87C	P86C	P85C	P84C	P83C	P82C	P81C	P80C
(0xFFFF_F032)	Read/Write		•	•		N	-		=
. ,	Reset Value	0	0	0	0	0	0	0	0
	Function			-	0: IN	1: OUT			
						-			
						$ \longrightarrow $	Port 8 Direc	tion Settings	5
							0	Input	7
							1	Output	
							1	Output]
			Port	8 Functior	n Register		1	Output]
		7	Port 6	8 Functior 5	n Register 4	3	1	Output 1	0
P8FC	Name	7	-			3 P83F	L		0 P80F
P8FC (0xFFFF_F033)	Name Read/Write	7	6	5	4 P84F		2	1	
	1	7	6	5	4 P84F	P83F	2	1	
	Read/Write	7 Must be	6 P86F	5 P85F 0	4 P84F \ 0	P83F N	2 P82F 0	1 P81F	P80F
	Read/Write Reset Value	 Must be written as	6 P86F 0 0: Port	5 P85F 0	4 P84F 0 0: Port	P83F <i>W</i> 0 0: Port	2 P82F 0	1 P81F 0 0: Port	P80F 0
	Read/Write Reset Value	 Must be	6 P86F 0 0: Port	5 P85F 0 0: Port	4 P84F 0 0: Port	P83F <i>W</i> 0 0: Port	2 P82F 0 0: Port	1 P81F 0 0: Port	P80F 0 0: Port
	Read/Write Reset Value	 Must be written as	6 P86F 0 0: Port	5 P85F 0 0: Port	4 P84F 0 0: Port	P83F <i>W</i> 0 0: Port	2 P82F 0 0: Port 1: TB1OUT	1 P81F 0 0: Port 1: TB1IN1	P80F 0 0: Port
	Read/Write Reset Value	 Must be written as	6 P86F 0 0: Port	5 P85F 0 0: Port	4 P84F 0 0: Port	P83F <i>W</i> 0 0: Port	2 P82F 0 0: Port 1: TB1OUT ↓ TB1OUT Se	1 P81F 0 0: Port 1: TB1IN1 ettings	P80F 0 0: Port 1: TB1IN0
	Read/Write Reset Value	 Must be written as	6 P86F 0 0: Port	5 P85F 0 0: Port	4 P84F 0 0: Port	P83F <i>W</i> 0 0: Port	2 P82F 0 0: Port 1: TB1OUT ↓ TB1OUT Se P8FC.P82F	1 P81F 0 0: Port 1: TB1IN1	P80F 0 0: Port 1: TB1IN0
	Read/Write Reset Value	 Must be written as	6 P86F 0 0: Port	5 P85F 0 0: Port	4 P84F 0 0: Port	P83F <i>W</i> 0 0: Port	2 P82F 0 0: Port 1: TB1OUT ↓ TB1OUT Se	1 P81F 0 0: Port 1: TB1IN1	P80F 0 0: Port 1: TB1IN0
	Read/Write Reset Value	 Must be written as 0.	6 P86F 0 0: Port	5 P85F 0 0: Port	4 P84F 0 0: Port	P83F N 0: Port 1: TB2IN0	2 P82F 0 0: Port 1: TB1OUT ↓ TB1OUT Se P8FC.P82F	1 P81F 0 0: Port 1: TB1IN1 ottings - C	P80F 0 0: Port 1: TB1IN0
	Read/Write Reset Value Function	 Must be written as 0.	6 P86F 0 0: Port	5 P85F 0 0: Port	4 P84F 0 0: Port	P83F N 0: Port 1: TB2IN0	2 P82F 0 0: Port 1: TB1OUT ↓ TB1OUT Se P8FC.P82F P8CR.P82C	1 P81F 0 0: Port 1: TB1IN1 ettings C ettings	P80F 0 0: Port 1: TB1IN0



7.10 Port 9 (P90–P97)

• P90–P95

P90–P95 can be individually programmed to function as discrete general-purpose or dedicated I/O pins. Upon reset, P90–P95 are configured as input port pins, and the corresponding Output Latch (P9) bits are set to 1.

Setting the bits in the P9FC register configures the corresponding pin for SIO input or output pins. A reset clears the relevant P9CR and P9FC bits, configuring P90–P95 as input port pins.

P96 and P97 function as general-purpose I/O pins. As output ports, P96 and P97 are configured as open-drain outputs.

Upon reset, the relevant Output Latch (P9) bits are set to 1, and the P9CR register bits are set, causing P96 and P97 to assume the high-impedance state.

P96 and P97 can also be used as the XT1 and XT2 pins; in this case, a low-frequency crystal is connected between XT1 and XT2 to provide for Dual-Clock mode, which is controlled through System Clock Control Registers 0 and 1 (SYSCR0 and SYSCR1).

(1) P90 (TXD0) and P93 (TXD1)

P90 and P93 can be programmed to function as either general-purpose I/O pins or TXD output pins for SIO channels. P90 and P93 are configurable as open-drain outputs.




Figure 7.20 Port 9 (P90, P93)

 P96–P97
 P96 and P97 function as general-p open-drain outputs.

(2) P91 (RXD0) and P94 (RXD1)

P91 and P94 can be programmed to function as either general-purpose I/O pins or RXD input pins for SIO channels.




Figure 7.21 Port 9 (P91, P94)

(3) P92 (SCLK0/ $\overline{\text{CTS0}}$) and P95 (SCLK1/ $\overline{\text{CTS1}}$)

P92 and P95 can be programmed to function as general-purpose I/O pins, or SCLK clock input or output pins or $\overline{\text{CTS}}$ input pins for SIO channels.




Figure 7.22 Port 9 (P92, P95)

(4) P96 (XT1) and P97 (XT2)

P96 and P97 function as general-purpose I/O pins. Alternatively, P96 and P97 can be used as the XT1 and XT2 pins for connecting a low-frequency crystal.




Figure 7.23 Port 9 (P96, P97)

1 0 C P900 0	1 P91 1 P91 0 P91C 0 Direction Setting Input Output	0 → Port 9 [0	3 P93 W In 1 930 P930	1	5 P95 1 1 9 Control 5 P95C 0 0: IN	6	7 P97 Output 1	Name Read/Write Reset Value	9 0xFFFF_F031)	
1 0 C P900 0	1 P91C 0 Direction Setting	put mode 1 2 P92C 0 → Port 9 [0	W In 1	Register 4 P94C W 0	1 1 5 P95C 0	t mode 1 Port	Output	Read/Write		
C P900 C P900	1 P91C 0 Direction Setting	1 2 9920 0 → Port 9 [0	In 1 3 P930	1 Register 4 P94C W 0	t 9 Control 5 P95C 0	1 Port 6	-		0xFFFF_F031)	
C P900 C P900	1 P91C 0 Direction Setting	1 2 9920 0 → Port 9 [0	1 3 P93C	Register 4 P94C W 0	t 9 Control 5 P95C 0	1 Port 6	-	Reset Value		
C P900 C P900	1 P91C 0 Direction Setting	2 P92C 0 → Port 9 [0	3 P93C	Register 4 P94C W 0	t 9 Control 5 P95C 0	Port 6	1			
C P900	P91C 0 Direction Setting Input	 P92C 0 → Port 9 I 0 	P93C	4 P94C W 0	5 P95C 0	6				
C P900	P91C 0 Direction Setting Input	 P92C 0 → Port 9 I 0 	P93C	4 P94C W 0	5 P95C 0	6				
ettings	0 Direction Setting	0 → Port 9 [0	-	W 0	0		7			
ettings	Direction Setting	\rightarrow Port 9 [0	0		P96C	P97C	Name	CR	
ettings	Direction Setting	\rightarrow Port 9 [0				·	Read/Write	(FFFF_F034)	
ut	Input	0		1: OUT	0. INI	1	1	Reset Value		
ut	Input	0			U. IIN			Function		
ut	Input	0							om	
but	Output									
		1								
				n Register	9 Functior	Port				
0	1	2	3	4	5	6	7			
- P90			P93F	_	P95F	_	_	Name	FC	
	-		Ň	. \	•	·		Read/Write	(FFFF_F035)	
. 0	—	0	0		0	—	_	Reset Value		
0: Port		0: Port	0: Port		0: Port			Function		
1: TXD(1: SCLK	1: TXD1		1: SCLK1					
		outpu			output or					
		CTSC			CTS1/					
	.0	SCLK			SCLK1					
1	XD0 Output Se P9FC.P90F	F				-	SCLK1 Outp P9FC.P95F	1	9FC.P95F	
	9CR.P90C						P90R.P950	0	9CR.P95C	
ut Settings	CLK0 Output S	Settings S	<0 Input \$	CTS1/SCL	┥└→	ut Settinas				
		4 6	-				TXD1 Outpu			
1	9FC.P92F	1 F		P9FC.P92F	1		TXD1 Outpu P9FC.P93F	Ι		
;		F F Settings S		CTS1/SCLI	1	= C			CTS1/SCLK1 In P9FC.P95F P9CR.P95C	

Figure 7.24 Port 9 Registers

7.11 Port A (PA0–PA7)

Eight Port A pins can be individually programmed to function as discrete general-purpose or dedicated I/O pins. Upon reset, all Port A pins are configured as input port pins.

Alternatively, PA0–PA3 can be programmed as external interrupt request pins (INT1–INT4), and PA5–PA7 as the Serial Bus Interface (SBI) pins.

Setting the PAFC register bits configures the corresponding Port 8 pins for dedicated functions. A reset clears all the PACR and PAFC register bits, configuring all Port A pins as input port pins.

When INT1–INT4 are used as a wake-up from STOP mode with the SYSCR2.DRVE bit cleared, the corresponding bits in the PAFC register must be set to 1.

Port A can act as an interface to the DSU ICE.

ww.DataSheet4U.com






Figure 7.25 Port A (PA0-PA4)








Figure 7.27 Port A (PA7)

		•	-	Port A Re	-	-		_	-	
		7	6	5	4	3	2	1	0	
PA	Name	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	
(0xFFFF_F036)	Read/Write	R/W								
	Reset Value			Input	mode (The O	utput Latch se	et to 1.)			
			Port	A Contro	l Register					
		7	6	5	4	3	2	1	0	
PACR	Name	PA7C	PA6C	PA5C	PA4C	PA3C	PA2C	PA1C	PA0C	
(0xFFFF_F038)	Read/Write		-	-		Ŵ			-	
	Reset Value	0	0	0	0	0	0	0	0	
4U.com	Function			0: IN	1: OUT					
0.0011	•	l								
						$ \longrightarrow $	Port A Direc	ction Settings		
							0	Input		
							1	Output		
								•	4	
			Port	A Functio	n Register					
		7	6	5	4	3	2	1	0	
PAFC	Name	PA7F	PA6F	PA5F	PA4F	PA3F	PA2F	PA1F	PA0F	
(0xFFFF_F039)	Read/Write		W							
· _ /	Reset Value	0	0	0						
	Function	0: Port	0: Port	0: Port	Must be	0: Port	0: Port	0: Port	0: Port	
		1: SCL	1: SDA/SO	1: SCK	written as	1: Wake-up	1: Wake-up	1: Wake-up	1: Wake-	
		output	output	output	0.	INT4	INT3	INT2	up INT	
				<u> </u>		input	input	input	input	
							_	↓		
								•		
								NT1–INT4 Inp	1	
							PAFC.PAx		1	
							PACR.PA	«С	0	
							moo clea	juired to exit de, with SYS ared. Otherw leeded.	CR2.DRV	
							SCK Outpu	-		
							PAFC.PA5		1	
							PACR.PA	5C	1	
								utput Settings	5	
		\checkmark					PAFC.PA6		1	
	SCL Output S	ettings	1	7			PACR.PA6	6C	1	
	PAFC.PA7F		1							



1

PACR.PA7C

7.12 Open-Drain Output Control

The TXD output pins (P70, P72, P90 and P93) of the SIO, and the SO/SDA (PA6) and SI/SCL (PA7) pins of the Serial Bus Interface (SBI) can be configured as either push-pull or open-drain outputs.

			Openi		bic regist				
		7	6	5	4	3	2	1	0
ODE	Name	—	—	ODE72	ODE70	ODEA7	ODEA6	ODE93	ODE90
(0xFFFF_F050)	Read/Write	_	—	R/W					
	Reset Value	_	—	0	0	0	0	0	0
	Function			P72	P70	PA7	PA6	P93	P90
				0: Push- pull					
eet4U.com				1: Open- drain					

Open-Drain Enable Register

Figure 7.29 Open-Drain Enable Register

8. External Bus Interface

The TMP1941AF contains external bus interface logic that handles the transfer of information between the internal busses and the memory or peripherals in the external address space. It consists of the External Bus Interface (EBIF) logic and the Chip Select/Wait Controller.

The CS/Wait Controller provides four programmable chip select signals, with variable block sizes. The chip select function supports automatic wait-state generation and data bus sizing (8-bit or 16-bit) for each of the four address blocks and the rest of the external address locations.

The EBIF logic controls the timing of the external bus, based on the settings of the CS/Wait Controller. The EBIF logic also performs dynamic bus sizing and bus arbitration.

www.DataSheet4U.com(1) Wait-state generation

Individually programmable for each address block

- Automatic insertion of up to seven wait cycles
- WAIT pin
- (2) Data bus width

Individually programmable (8-bit or 16-bit) for each address block

(3) Read recovery cycles

Individually programmable (to up to 2 cycles) for each address block. Read recovery cycles are dummy cycles inserted between two consecutive external bus cycles.

(4) ALE pulse width

Selectable ALE pulse width (0.5 or 1.5 cycles). This setting applies to all the address blocks.

- (5) Bus arbitration
 - When AM0 = 0

The TMP1941AF has either a mixed 8/16-bit data bus or the 16-bit data bus. The program memory accessed after reset must be connected with the TMP1941AF with a 16-bit data bus.

• When AM1 = 1

The TMP1941AF has a 8-bit data bus. When AM1 is at logic 1, the data bus width settings in the Chip Select/Wait Control registers are ignored.

8.1 Address and Data Buses

8.1.1 Supported Configurations

For external memory interface, Port 0 (AD0–AD7), Port 1 (AD8–AD15/A8–A15) and Port 2 (A16–A23/A0–A7) pins can be configured as the address and data buses. The TMP1941AF supports the following four bus configurations.

When AM1 = 0 and AM0 = 1, the address and data buses are configured as shown in (1) below. When AM1 = 0 and AM0 = 0, the address and data buses are configured as shown in (2) below.

		(1)	(2)			
Address L	ines	24 Max (16 Mbytes)	24 Max (16 Mbytes)			
Data Lines	5	8	16			
Multiplexe Address/D		8	16			
5.	Port 0	AD0–AD7	AD0–AD7			
Pin Functions	Port 1	A8–A15	AD8–AD15			
T UNCTONS	Port 2	A16–A23	A16–A23			
		A23-8 A23-8	A23-16 A23-8			
Timing Dia	agram	AD7-0 (A7-0) (D7-0)	AD15-0 (A15-0) (D15-0)			
·	.9	ALE	ALE			
		RD	RD			

Note 1: Because the data bus is multiplxed with the address bus, even in the C and D configurations, address bits also appear on the AD bus prior to the data being accepted or provided.

- Note 2: Upon reset, all of Ports 0–2 are configured as general-purpose input ports; programming is required to use them as address or data bus pins.
- Note 3: Address and data bus configurations are selectable through the programming of the P1CR, P1FC, P2CR and P2FC registers.

8.1.2 States of the Address Bus During On-Chip Address Accesses

While an on-chip address is being accessed, the address bus maintains the previous address externally presented. During this time, the address/data bus assumes the high-impedance state.

8.2 External Bus Operation

This section describes external bus operations. In the timing diagrams which follow, A23–A16 is the address bus, and AD15–AD0 is the address/data bus.

This section only provides a functional description of the bus; refer to Section 18, *AC Electrical Characteristics*, for detailed timing specifications.

8.2.1 Basic Bus Operation

While the TMP1941AF provides a total of three clock cycles to perform a read or write, it also allows the bus cycle to be extended by inserting wait states.

w.DataSheet4U.com

Figure 8.1 shows external bus read timing. Figure 8.2 shows external bus write timing. While an onchip address is being accessed, the external address bus maintains the previous value with the ALE pin kept inactive. During this time, the address/data bus assumes the high-impedance state, and bus control signals such as \overline{RD} and \overline{WR} remain inactive.




Figure 8.2 Write Cycle Timing

Note: tsys is the system clock period.

8.2.2 Wait Timing

The CS/Wait Controller provides two ways to insert wait states in a bus cycle. Each address block can be programmed either:

- to insert required number of wait state cycles (up to seven cycles), or
- to use the WAIT pin to insert wait states dynamically on a cycle basis Following are bus cycle timing diagrams with wait states.




Figure 8.3 Read Cycle Timing (with Zero and One Wait State Cycle)






Figure 8.4 Read Cycle Timing (with 1 + N Wait States; N=1)










Figure 8.6 Write Cycle Timing (with 1 + N Wait State Cycles; N=1)

8.2.3 ALE Pulse Width

The ALE pulse width is programmed to 0.5 or 1.5 clock cycles through the ALESEL bit of the SYSCR3 register within the CG. The default is 1.5 cycles. This setting applies to the whole external address space.




Figure 8.7 ALE Pulse Width

Figure 8.8 shows read cycle timing, with the ALE width programmed to 0.5 and 1.5 clock cycles.




Figure 8.8 Read Cycle Timing (ALE = 0.5 and 1.5 Clock Cycles)

8.2.4 Read Recovery Time

Following an external bus read cycle, a certain recovery time may be required before initiating the next external bus cycle. To allow for a read recovery time, one or two dummy cycles can be inserted between back-to-back bus cycles. (Dummy cycles can only be inserted immediately after a read.)

- Between an external read and an external read: Programmable
- Between an external read and an external write: Programmable
- After an external write: No dummy cycle

Dummy cycle insertion is programmable in the CS/Wait Controller.




Figure 8.9 Read Recovery Time

Dummy cycles insert idle cycles between transfers to enable slow off-chip peripherals to remove data from the data bus before the next transfer begins. This provides a sufficient time after the $\overline{\text{RD}}$ strobe for the previous read is deasserted until the address for the next read or write is placed on the address bus. Figure 8.10 shows bus cycle timing with one and two dummy cycles inserted into bus cycles.




Figure 8.10 Read Cycle Timing (with Dummy Cycles Inserted)

8.3 Bus Arbitration

The TMP1941AF provides support for an external bus master to take control of the external bus. Two bus arbitration control signals, $\overline{\text{BUSRQ}}$ and $\overline{\text{BUSAK}}$, are used to determine the bus master. One or more of the external devices on the bus can have the capability of becoming bus master for the external bus, but not the TMP1941AF internal bus.

8.3.1 Bus Access Control

External bus masters can gain control of the external bus, but not the TMP1941AF internal bus (G-Bus). Thus, external bus masters cannot access the TMP1941AF's on-chip memory and peripherals. The External Bus Interface (EBIF) logic in the TMP1941AF manages the arbitration of the external bus; the CPU and on-chip DMAC do not participate in any way in this bus arbitration. During external bus mastership, the CPU and the on-chip DMAC can access the internal memory (RAM and ROM) and registers.

Once an external device assumes bus mastership, the CPU or the on-chip DMAC has no way to regain the bus until the external bus master releases the bus. If the CPU or the on-chip DMAC issues an external memory access request, it is forced to wait until the TMP1941AF regains the bus. Therefore, should BUSRQ be left asserted for a long time, the TMP1941AF might suffer system lockups.

8.3.2 Bus Arbitration Flow

External devices capable of becoming bus masters assert $\overline{\text{BUSRQ}}$ to request the bus. The TMP1941AF samples $\overline{\text{BUSRQ}}$ at the end of each external bus cycle, as seen on its internal bus (G-Bus). When the TMP1941AF has made an internal decision to grant the bus, it asserts $\overline{\text{BUSAK}}$ to indicate to the requesting device that the bus is available. At the same time, the TMP1941AF puts the address bus, the data bus and bus control signals in the high-impedance state.


A load or store may require multiple bus cycles, depending on the port size of the addressed device (dynamic bus sizing). In that case, the TMP1941AF does not grant the bus until the entire transfer is complete.

The TMP1941AF, if so programmed, automatically inserts dummy cycles between back-to-back bus cycles to allow for sufficient read recovery time. In dummy cycles, the TMP1941AF has already internally initiated a bus cycle on the G-Bus for the next external access. The TMP1941AF can only accept an external bus request at the boundary of an internal G-Bus bus cycle. Therefore, if **BUSRQ** is asserted during a dummy cycle, the TMP1941AF grants the bus after it completes the next external bus cycle.

An external bus master must keep $\overline{\text{BUSRQ}}$ asserted until it is granted the bus.

A timing diagram of the bus arbitration sequence is shown in Figure 8.11.

ww.DataSheet4U.com



ww.DataSheet4U.com

Figure 8.11 Bus Arbitration Timing Diagram

- 1. $\overline{\text{BUSRQ}}$ is sampled high.
- 2. The TMP1941AF recognizes the assertion of $\overline{\text{BUSRQ}}$.
- 3. The TMP1941AF asserts **BUSAK** at the completion of the current bus cycle. The external bus master recognizes **BUSAK** and assumes bus mastership to start a bus transfer.

8.3.3 Relinquishing the bus

When the external bus master has completed its bus transactions, it deasserts $\overline{\text{BUSRQ}}$ to relinquish the bus to the TMP1941AF. Figure 8.12 shows the timing for an external bus master to relinquish the bus.




Figure 8.12 External Bus Master Relinquishing the Bus

- 1. The external bus master has control of the bus.
- 2. When the external bus master no longer needs the bus, it deasserts $\overline{\text{BUSRQ}}$.
- 3. In response to the deassertion of $\overline{\text{BUSRQ}}$, the TMP1941AF deasserts $\overline{\text{BUSAK}}$.

9. Chip Select/Wait Controller

The TMP1941AF supports direct connections to ROM and SRAM devices.

The TMP1941AF provides four programmable chip select signals. Programmable features include variable block sizes, data bus width, wait state insertion, and dummy cycle insertion for back-to-back bus cycles.

 $\overline{\text{CS0}} - \overline{\text{CS3}}$ (multiplexed with P40–P43) are the chip select output pins for the CS0–CS3 address ranges. These chip select signals are generated when the CPU or on-chip DMAC issues an address within the programmed ranges. The P40–P43 pins must be configured as $\overline{\text{CS0}} - \overline{\text{CS3}}$ by programming the Port A Control (P4CR) register and the Port 4 Function (P4FC) register.

Chip select address ranges are defined in terms of a base address and an address mask. There is a Base/Mask Address (BMAn) register for each of the four chip select signals, where n is a number from 0 to 3.

Sheet4U.com There is also a set of three Chip Select/Wait Control registers, B01CS, B23CS and BEXCS, each of which consists of a master enable bit, a data bus width bit, a wait state field and a dummy cycle field.

External memory devices can also use the \overline{WAIT} pin to insert wait states and consequently prolong read and write bus cycles.

9.1 Programming Chip Select Ranges

Each of the four chip select address ranges is defined in the BMAn register. The basic chip select model allows one of the chip select output signals ($\overline{CS0} - \overline{CS3}$) to assert when an address on the address bus falls within a particular programmed range. The B01CS register defines specific operations for $\overline{CS0}$ and $\overline{CS1}$, and the B23CS register defines specific operations for $\overline{CS2}$ and $\overline{CS2}$ (see Section 9.2).

9.1.1 Base/Mask Address Registers (BMA0–BMA3)

The organizations of the BMAn registers are shown in Figure 9.1 and Figure 9.2. The base address (BAn) field specifies the starting address for a chip select. Any set bit in the address mask field (MAn) masks the corresponding base address bit. The address mask field determines the block size of a particular chip select line. The address is compared on every bus cycle.

(1) Base address

The base address (BAn) field specifies the upper 16 bits (A31–A16) of the starting address for a chip select. The lower 16 bits (A15–A0) are assumed to be zero. Thus, the base address is any multiple of 64 Kbytes starting at 0x0000_0000. Figure 9.3 shows the relationships between starting addresses and the BMAn values.

(2) Address mask

The address mask field defines whether any particular bits of the address should be compared or masked. Any set bit masks the corresponding base address bit. The address compare logic uses only the address bits that are not masked (i.e., mask bit cleared to 0) to detect an address match. Address bits that can be masked (i.e., supported block sizes) differ for the four chip select spaces as follows:

CS0 and CS1 spaces:	A29-A14
CS2 and CS3 spaces:	A30-A15

The address mask field defines the block size of a particular chip select line.

Note: Use physical addresses in the BMAn registers.

	Reset Value	1	1	1	1	1	1	1	1			
	Function		CS0 block s	size	0: The addre	ss compare l	ogic uses th	is address bit	t.			
		15	14	13	12	11	10	9	8			
	Name				MA0 (A	29 – A14)						
	Read/Write				R	Ŵ						
	Reset Value	0	0	0	0	0	0	1	1			
	Function			Must be v	written as 0.							
		23	22	21	20	19	18	17	16			
	Name				B	A0		•				
eet4U.com	Read/Write				R	Ŵ						
	Reset Value	0	0	0	0	0	0	0	0			
	Function			A23–A	16 of the sta	rting address	for CS0	•				
		31	30	29	28	27	26	25	24			
	Name		BA0									
	Read/Write				R	/W						
	Reset Value	0	0	0	0	0	0	0	0			
	Function	A31–A24 of the starting address for CS0										
		7	6	5	4	3	2	1	0			
BMA1	Name				MA1 (A	29 – A14)			1			
(0xFFFF_E404)	Read/Write					/W						
	Reset Value	1	1	1	1	1	1	1	1			
	Function		CS1 blocks	size	0: The addre	ss compare l	ogic uses th	is address bit	t.			
		15	14	13	12	11	10	9	8			
	Name				MA1 (A	29 – A14)						
	Read/Write					Ŵ						
	Reset Value	0	0	0	0	0	0	1	1			
	Function			Must be v	written as 0.							
		23	22	21	20	19	18	17	16			
	Name					A1						
	Read/Write					Ŵ						
	Reset Value	0	0	0	0	0	0	0	0			
	Function	-			16 of the sta	rting address	for CS1	-				
		31	30	29	28	27	26	25	24			
	Name					A1						
	Read/Write					/W						
	Reset Value	0	0	0	0	0	0	0	0			
	Function	0	0	-	.24 of the sta	-	-	Ŭ	Ű			

Figure 9.1 Base/Mask Address Registers (BMA0 and BMA1)

TOSHIBA



		_				-			
		7	6	5	4	3	2	1	0
BMA2	Name				MA2 (A3	,			
(0xFFFF_E408)	Read/Write				r	W .			
	Reset Value	1	1	1	1	1	1	1	1
	Function	4.5	CS2 block s	1	: The addres		Ĵ.	1	
		15	14	13	12	11	10	9	8
	Name				MA2 (A3				
	Read/Write					W			
	Reset Value	0	0	0	0	0	0	0	1
	Function				t be written a				10
		23	22	21	20	19	18	17	16
ata Chaot (11 aom	Name					42			
ataSheet4U.com	Read/Write		1	1	1	W	r		r
	Reset Value	0	0	0	0	0	0	0	0
	Function		1	1	6 of the star	-			
		31	30	29	28	27	26	25	24
	Name				B/	42			
	Read/Write		1	1	R/	W	r	r	r
	Reset Value	0	0	0	0	0	0	0	0
	Function			A31–A2	24 of the star	ting address	for CS2		
		7	6	5	4	3	2	1	0
ВМАЗ	Name		1		MA3 (A3	0 – A15)			
(0xFFFF_E40C)	Read/Write				R/				
	Reset Value	1	1	1	1	1	1	1	1
	Function		CS3 block s	ize C	: The addres	s compare lo	ogic uses this	s address bit	
		15	14	13	12	11	10	9	8
	Name				MA3 (A3	0 – A15)			
	Read/Write					W			
	Reset Value	0	0	0	0	0	0	0	1
	Function	-		Mus	t be written a	as 0.			
		23	22	21	20	19	18	17	16
	Name					43		I	
	Read/Write					W			
	Reset Value	0	0	0	0	0	0	0	0
	Function			-	6 of the star	-	-	-	
		31	30	29	28	27	26	25	24
	Name					43			
	Read/Write					W			
	Reset Value	0	0	0	0	0	0	0	0
	Function		-	-	24 of the star	-	for CS3	-	-
		15 in th-	DMA2 and			-		CC2 Mart	oize
	Note: Bits 9		BMA2 and ytes to 1 Gb						
	-		Therefore, bi			-		-	
		-	not be maske						
			aco/Mack /						

Figure 9.2 Base/Mask Address Registers (BMA2 and BMA3)





Figure 9.3 Relationships Between Starting Addresses and Base Address Register Values

9.1.2 Base Address and Address Mask Value Calculations


• Program the BMA0 register as follows to cause $\overline{CS0}$ to be asserted in the 64 Kbytes of address space starting at 0xC000_0000.



The BA0 field specifies the upper 16 bits of the starting address, or 0xC000. The MA0 field determines whether the A29–A14 bits of the address should be compared or masked. The A31 and A30 bits are always compared. Bits 15–10 of the MA0 field must be cleared so that the A29–A24 bits are always compared.

When the BMA0 register is programmed as shown above, the A31–A16 bits of the address are compared to the value of the BA0 field. Consequently, the 64-Kbyte address range between $0xC000_0000$ and $0xC000_FFFF$ is defined as the CS0 space.

• Program the BMA2 register as follows to cause $\overline{CS2}$ to be asserted in the 512 Kbytes of address space starting at 0x1FC8_0000.



The BA2 field specifies the upper 16 bits of the starting address, or 0x1FC8. The MA2 field determines whether the A30–A15 bits of the address should be compared or masked. The A31 bit is always compared. Bits 15–9 of the MA2 field must be cleared so that the A30–A24 bits are always compared.

When the BMA2 register is programmed as shown above, the A31–A19 bits of the address are compared to the value of the BA2 field. Consequently, the 512-Kbyte address range between $0x1FC8_{0000}$ and $0x1FCF_{FFFF}$ is defined as the CS2 space.

• Program the BMA2 register as follows to cause $\overline{CS2}$ to be asserted in the 1 Mbytes of address space starting at 0x1FC8_0000.

31					16 15 0																										
				BA2 MA2																											
0	0	0	1	1	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
		1			F	=			(2			8	3			()			()			1	1			F	-	
												_																			

BMA2 Register V	alue
-----------------	------

The BA2 field specifies the upper 16 bits of the starting address, or 0x1FC8. The MA2 field determines whether the A30–A15 bits of the address should be compared or masked. The A31 bit is always compared. Bits 15–9 of the MA2 field must be cleared so that the A30–A24 bits are always compared.

When the BMA2 register is programmed as shown above, the A31–A20 bits of the address are compared to the value of the BA2 field. Note, however, that the 512-Kbyte range between 0x1FC0_0000 and 0x1FC7_FFFF is reserved for the on-chip ROM. Consequently, the 512Kbyte address range between 0x1FC8_0000 and 0x1FCF_FFFF is defined as the CS2 space.

Note: The TMP1941AF does not assert any \overline{CSn} signal in the following address ranges: 0xFFFF_8000 through 0xFFFF_BFFF

ww.DataSheet4U.com

Table 9.1 shows the programmable block sizes for CS0 to CS3. Even if the user has accidentally programmed more than one chip select line to the same area, only one chip select line is driven because of internal line priorities. CS0 has the highest priority, and CS3 the lowest.

Example:

The starting address of the CS0 space is programmed as 0xC000_0000 with a size of 16 Kbytes. The starting address of the CS1 space is programmed as 0xC000_0000 with a size of 64 Kbytes.




Table 9.1	Supported Block Sizes
-----------	-----------------------

		Size (bytes)												
CS Space	16 K	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M	16 M			
CS0	1	~	1	1	1	1	1	1	1	1	~			
CS1	1	~	~	1	~	1	~	1	~	~	✓			
CS2		~	~	1	~	1	~	1	~	~	✓			
CS3		~	~	1	1	1	~	1	1	1	~			

9.2 Chip Select/Wait Control Registers

The organizations of the Chip Select/Wait Control registers are shown in Figure 9.4 to Figure 9.5. Each of these registers consist of a chip select type field, a master enable bit, a data bus width bit, a wait state field and a dummy cycle field.

The B01CS register defines the CS0 and CS1 lines; the B23CS register defines the CS2 and CS3 lines; and the BEXCS register defines the access characteristics for the rest of the address locations.

		Ľ	Jub Selec	i/wait Cui	III OI Kegi	siers				
		7	6	5	4	3	2	1	0	
B01CS	Name	B0	OM	_	BOBUS		B	W		
(0xFFFF_E480)	Read/Write	V	N	—			W			
heet4U.com	Reset Value	0	0	—	0	0	1	0	1	
	Function	Chip select waveform 00: ROM/R/ Don't use an value.	AM		Data bus width 0: 16-bit 1: 8-bit	0010: 2 wait 0100: 4 wait 0110: 6 wait	ait state, 000 states, 001 states, 010 states, 011 wait states, pin	01: 1 wait sta 11: 3 wait sta 01: 5 wait sta 11: 7 wait sta as determine	tes tes tes	
		15	14	13	12	11	10	9	8	
	Name					B0E			RCV	
	Read/Write				_	W	_	V		
	Reset Value		_		_	0		0	0	
	Function					CS0 enable 0: Disable 1: Enable		Number of c cycles (Rea time) 00: 2 dumm 01: 1 dumm 10: No dum 11: Don't us	dummy d recovery y cycles y cycle my cycle	
		23	22	21	20	19	18	17	16	
	Name	B1	ОМ	_	B1BUS		B	1W		
	Read/Write		N				W			
	Reset Value	0	0	_	0	0	1	0	1	
	Function	Chip select waveform 00: ROM/R/ Don't use an value.	AM		Data bus width 0: 16-bit 1: 8-bit	0010: 2 wait 0100: 4 wait 0110: 6 wait	ait state, 000 states, 001 states, 010 states, 011 wait states, pin	01: 1 wait sta 11: 3 wait sta 01: 5 wait sta 11: 7 wait sta as determine	tes tes tes	
		31	30	29	28	27	26	25	24	
	Name	_			_	B1E	_	B1F	RCV	
	Read/Write		—			W	_	V	V	
	Reset Value	—	—	—	—	0		0	0	
	Function					CS1 enable 0: Disable 1: Enable		Number of c cycles (Rea time) 00: 2 dumm 01: 1 dumm 10: No dum 11: Don't us	d recovery y cycles y cycle my cycle	

Chip Select/Wait Control Registers

Figure 9.4 Chip Select/Wait Control Registers

TOSHIBA



		7	6	5	4	3	2	1	0		
B23CS	Name	B20	MC	_	B2BUS		B2	2W			
(0xFFFF_E484)	Read/Write	V	V	_			W				
	Reset Value	0	0	_	0	0	1	0	1		
	Function	Chip select waveform 00: ROM/RA Don't use ar value.	AM		Data bus width 0: 16-bit 1: 8-bit	ridth0000: No wait state, 0001: 1 wait state: 16-bit0010: 2 wait states, 0011: 3 wait states					
		15	14	13	12	11	10	9	8		
eet4U.com	Name					B2E	B2M	B2F			
	Read/Write					DZL		V 021			
	Reset Value					1	0	0	0		
	Function					CS2 enable	CS2 space select	Number of c cycles (Read time)	lummy d recovery		
						0: Disable 1: Enable	0: Whole 4-Gbyte space 1: CS space	00: 2 dumm 01: 1 dumm 10: No dumi 11: Don't us	y cycle my cycle		
		23	22	21	20	19	18	17	16		
	Name	B3OM		_	B3BUS	B3W					
	Read/Write	W		_	W						
	Reset Value	0	0	_	0	0	1	0	1		
	Function	Chip select waveform 00: ROM/R/ Don't use ar value.	λM		Data bus width 0: 16-bit 1: 8-bit	0000: No wa 0010: 2 wai 0100: 4 wai 0110: 6 wai 1111: (1+N) WAI	t states, 001 t states, 010 t states, 011	1: 1 wait sta 1: 3 wait sta 1: 5 wait sta 1: 7 wait sta as determine e.	tes tes tes ed by the		
		31	30	29	28	27	26	25	24		
	Name					B3E		B3F	RCV		
	Read/Write	—		—	—	W	—	V	V		
	Reset Value	_	_	_	_	0	_	0	0		
	Function					CS3 enable 0: Disable 1: Enable		Number of c cycles (Rea time) 00: 2 dumm 01: 1 dumm	d recovery y cycles y cycle		
								10: No dumi 11: Don't us			


Figure 9.5 Chip Select/Wait Control Registers


		7	6	5	4	3	2	1	0
BEXCS	Name	BEXOM			BEXBUS	BEXW			
(0xFFFF_E488)	Read/Write	W			W				
	Reset Value	0	0		0	0	1	0	1
	Function	Chip select waveform 00: ROM/R/ Don't use an value.	ΑM		Data bus width 0: 16-bit 1: 8-bit	width 0000–0111: 0–7 wait states 0: 16-bit 1111: (<u>1 + N</u>) wait states, as determined and the states of the states.			
		15	14	13	12	11	10	9	8
	Name							BEXRCV	
	Read/Write							W	
	Reset Value							0	0
	Function							Number of cycles (Rea time) 00: 2 dumn 01: 1 dumn 10: No dum 11: Don't u	ad recovery ny cycles ny cycle nmy cycle

Figure 9.6 Chip Select/Wait Control Registers

9.3 Application Example

Figure 9.7 shows an example usage of the TMP1941AF programmable chip selects. In this example, 128 Kbytes of ROM and 256 Kbytes of RAM are connected off-chip through a 16-bit data bus.





10. DMA Controller (DMAC)

The TMP1941AF contains a four-channel DMA controller.

10.1 Features

The TMP1941AF DMAC has the following features:

- (1) Four independent DMA channels
- (2) Two types of bus requests, with and without bus snooping
- (3) Transfer requests:

Internal transfer requests: Software initiated External transfer requests: Hardware signals from on-chip peripherals and external interrupt pins

- (4) Dual-address mode
- (5) Memory-to-memory, memory-to-I/O, and I/O-to-memory transfers
- (6) Transfer width:
 - Memory: 32-bit (8-bit and 16-bit memory devices are supported through the programming of the CS/Wait Controller.)
 - I/O peripherals: 8-, 16-, and 32-bit
- (7) Address pointers can increment, decrement or remain constant. The user can program the bit positions at which address incrementation or decrementation occurs.
- (8) Fixed channel priority

10.2 Implementation

10.2.1 On-Chip DMAC Interface

Figure 10.1 shows how the DMAC is internally connected with the TX19 core processor and the Interrupt Controller (INTC).




Figure 10.1 DMAC Connections within the TMP1941AF

The DMAC provides four independently programmable channels. With each DMA channel, there are two associated signals: a DMA request (INTDREQn) and a DMA acknowledge (\overline{DACKn}), where n is a channel number from 0 to 3. INTDREQn is an input to the DMAC coming from the INTC, and DACKn is an output signal from the DMAC going to the INTC.

Channel priority is fixed. Channel 0 has the highest priority, and Channel 3 has the lowest priority.

The TX19 core processor supports bus snooping. When snooping is enabled, the TX19 core processor grants the processor data bus to the DMAC, so that the DMAC can access the on-chip RAM connected to the processor. Snooping can be enabled and disabled under software control. The DMAC bus snooping is discussed in the next subsection in more details.

There are two bus request signals from the DMAC going to the TX19 core processor, SREQ and GREQ. GREQ is a bus request without snooping. SREQ is a bus request with snooping.

Note: DMA channel priority exists only among those using the same type of bus request signal (SREQ or GREQ). For example, once a given DMA channel has acquired bus mastership using SREQ, no other DMA channel can assume bus mastership using GREQ until the ongoing DMA transaction is completed.

10.2.2 DMAC Block

The DMAC block diagram is shown in Figure 10.2.




Figure 10.2 DMAC Block Diagram

10.2.3 Bus Snooping

The TX19 core processor supports snoop operations.

If snooping is enabled, the TX19 core processor grants the processor data bus to the DMAC. Because the DMAC takes control of the processor data bus, the TX19 stops operating during snoop operations until the DMAC relinquishes the bus to the processor. Snooping allows the DMAC to access the on-chip RAM, and thus to use them as a DMA source or destination device.

The DMAC allows the enabling and disabling of the snooping function by software.

If snooping is disabled, the DMAC can not access the on-chip RAM. However, regardless of whether snooping is enabled or disabled, the DMAC assumes mastership of the TMP1941AF on-chip bus (G-Bus) during DMA transfers. Therefore, as long as DMA transfers are in progress, the TX19 core processor can not access memory or I/O peripherals via the G-Bus; any attempt to do so causes the processor pipeline to stall.

Note: If snooping is disabled, the TX19 core processor does not grant mastership of the processor data bus to the DMAC. Therefore, if the on-chip RAM is specified as a source or destination for DMA transfers, a DMA acknowledge signal will never be returned, causing bus lockup.

10.3 Register Description


The DMAC has twenty-six 32-bit registers. The DMAC register map is shown in Table 10.1.

Address	Symbol	Register Name					
0xFFFF_E200	CCR0	Channel Control Register (Ch. 0)					
0xFFFF_E204	CSR0	Channel Status Register (Ch. 0)					
0xFFFF_E208	SAR0	Source Address Register (Ch. 0)					
0xFFFF_E20C	DAR0	Destination Address Register (Ch. 0)					
0xFFFF_E210	BCR0	Byte Count Register (Ch. 0)					
0xFFFF_E218	DTCR0	DMA Transfer Control Register (Ch. 0)					
0xFFFF_E220	CCR1	Channel Control Register (Ch. 1)					
0xFFFF_E224	CSR1	Channel Status Register (Ch. 1)					
0xFFFF_E228	SAR1	Source Address Register (Ch. 1)					
0xFFFF_E22C	DAR1	Destination Address Register (Ch. 1)					
0xFFFF_E230	BCR1	Byte Count Register (Ch. 1)					
0xFFFF_E238	DTCR1	DMA Transfer Control Register (Ch. 1)					
0xFFFF_E240	CCR2	Channel Control Register (Ch. 2)					
0xFFFF_E244	CSR2	Channel Status Register (Ch. 2)					
0xFFFF_E248	SAR2	Source Address Register (Ch. 2)					
0xFFFF_E24C	DAR2	Destination Address Register (Ch. 2)					
0xFFFF_E250	BCR2	Byte Count Register (Ch. 2)					
0xFFFF_E258	DTCR2	DMA Transfer Control Register (Ch. 2)					
0xFFFF_E260	CCR3	Channel Control Register (Ch. 3)					
0xFFFF_E264	CSR3	Channel Status Register (Ch. 3)					
0xFFFF_E268	SAR3	Source Address Register (Ch. 3)					
0xFFFF_E26C	DAR3	Destination Address Register (ch. 3)					
0xFFFF_E270	BCR3	Byte Count Register (Ch. 3)					
0xFFFF_E278	DTCR3	DMA Transfer Control Register (Ch. 3)					
0xFFFF_E280 DCR		DMA Control Register (All channels)					
0xFFFF_E28C	DHR	Data Holding Register (All channels)					

Table 10.1 DMAC Registers

ww.DataSheet4U.com

10.3.1 DMA Control Register (DCR)




ww.DataSheet4U.com

Bits	Mnemonic	Field Name	Description
31	Rst	Reset	Performs a software reset of the DMAC. When the Rst bit is set to 1, all the DMAC internal registers are initialized to their reset values. Any transfer requests are removed and all the four DMA channels are put in Idle state.
			0: Don't-care
			1: Resets the DMAC.

Note 1:	When the snoop request is disabled (CCRn.SReq=0), a software reset of the DMAC must be performed in the
	following sequence:
	1. Disable interrupts.
	2. Execute NOP four times.
	3. Perform a software reset.
	4. Perform a software reset again.
	5. Re-enable interrupts.
	Execute steps 3 and 4 consecutively.
Note 2:	If the software reset command is written to the DCR register immediately after the completion of the last transfer cycle of a DMA transaction, the DMA-done interrupt will not be cleared. In this case, the software reset only initializes channel registers, etc.
Note 3:	Don't issue a software reset command to the DCR register via a DMA transfer.

Figure 10.3 DMA Control Register (DCR)

10.3.2 Channel Control Registers (CCRn)



w.DataSheet4U.com

Bits	Mnemonic	Field Name	Description	
31	Str	Channel Start	Reset value: — Enables a DMA channel. Setting this bit puts the DMA channel in Ready state. DMA transfer starts as soon as a transfer request is received. Only a write of 1 is valid, and a write of 0 has no effect on this bit. A 0 is returned on read. 1: Enables a DMA channel.	
24		Reserved	This bit is reserved and must be written as 0.	
23	NIEn	Normal Completion Interrupt Enable	 Reset value = 1 1: Enables an interrupt when the channel finishes a transfer without an error condition. 0: Does not enable an interrupt when the channel finishes a transfer without an error condition. 	
22	AblEn	Abnormal Termination Interrupt Enable	Reset value = 1 1: Enables an interrupt when the channel encounters a transfer error. 0: Does not enable an interrupt when the channel encounters a transfer error.	
21	_	Reserved	This bit is reserved and must be written as 0.	
20	_	Reserved	This bit is reserved and must be written as 0.	
19	—	Reserved	This bit is reserved and must be written as 0.	
18	—	Reserved	This bit is reserved and must be written as 0.	
17	Big	Big-Endian	Reset value = 1 1: The DMA channel operates in big-endian mode. 0: The DMA channel operates in little-endian mode. In the TMP1941AF, this bit must be cleared to 0.	
16	_	Reserved	This bit is reserved and must be written as 0.	
15		Reserved	This bit is reserved and must be written as 0.	
14	ExR	External Request Mode	Reset value = 0 Selects a transfer request mode. 1: External transfer requests (interrupt-driven) 0: Internal transfer requests (software-initiated)	
13	PosE	Positive Edge	Reset value = 0 Defines the polarity of the internal DMA request signal (INTDREQn) for the channel. This bit is valid for external transfer requests (i.e., when ExR=1), and has no effect on internal transfer requests (i.e., when ExR=0). In the TMP1941AF, the PosE bit must be cleared, and the Lev bit must be set.	
12	Lev	Level Mode	Reset value = 0 Specifies whether external transfer requests are level-senstiive or edge-triggered. This bit is valid for external transfer requests (i.e., when ExR=1), and has no effect on internal transfer requests (i.e., when ExR=0). In the TMP1941AF, this bit must be set.	

Figure 10.4 Channel Control Registers (CCRn) (1/2)



	Bit	Mnemonic	Field Name	Description
	11	SReq	Snoop Request	Reset value = 0
				Controls whether or not to request bus mastership with snooping. If set, the TX19 core processor's snoop function becomes valid, allowing the DMAC to use the processor's data bus. If cleared, the snoop function is disabled. 1: The snoop function is enabled (i.e., SREQ is used as a bus request signal). 0: The snoop function is disabled (i.e., GREQ is used as a bus request signal).
	10	RelEn	Bus Release	Reset value = 0
			Request Enable	Controls whether or not to respond to the bus release request signal from the TX19 core processor. This bit is valid when the DMAC uses GREQ as a bus request signal. This bit has no meaning or effect when the DMAC uses SREQ as a bus request signal because, in that case, the TX19 core processor does not have the capability to generate a bus release request signal.
www.DataShee	4U.com			 The DMAC will respond to the bus release request signal from the TX19 core processor, if it has control of the bus. The DMAC will relinquish the bus when the current DMA bus cycle completes. The DMAC will ignore the bus release request signal from the TX19 core
				processor.
	9	SIO	I/O Source	Reset value = 0
				Specifies the type of the source device.
				1: I/O device
				0: Memory
	8:7	SAC	Source Address	Reset value = 00
			Count	Selects the manner in which the source address changes after each cycle.
				1x: Fixed (remains unchanged)
				01: Decremented
	0	DIO	1/O Destination	00: Incremented
	6	DIO	I/O Destination	Reset value = 0
				Specifies the type of the destination device. 1: I/O device
				0: Memory
	5:4	DAC	Destination	Reset value = 00
	0.4	DAO	Address Count	Selects the manner in which the destination address changes after each cycle.
				1x: Fixed (remains unchanged)
				01: Decremented
				00: Incremented
	3:2	TrSiz	Transfer Size	Reset value = 00
				Specifies the amount of data to be transferred in response to a DMA request.
				11: 8 bits (1 byte)
				10: 16 bits (2 bytes)
				0x: 32 bits (4 bytes)
	1:0	DPS	Device Port Size	Reset value = 00
				Specifies the port size of a source or destination I/O device.
				11: 8 bits (1 byte)
				10: 16 bits (2 bytes)
				0x: 32 bits (4 bytes)


Figure 10.4 Channel Control Registers (CCRn) (2/2)

Note 1: The DPS field has no meaning or effect on memory-to-memory transfers.

Note 2: To access on-chip peripherals, the transfer size (TrSiz) must be equal to the device port size (DPS).

Note 3: The CCRn register must be programmed before placing the DMAC in Ready state.

10.3.3 Channel Status Registers (CSRn)




ww.DataSheet4U.com

Bit	Mnemonic	Field Name	Description
31	Act	Channel Active	Reset value = 0
			Indicates whether or not the DMA channel is in Ready state.
			1: The DMA channel is in Ready state.
			0: The DMA channel is not in Ready state.
23	NC	Normal	Reset value = 0
		Completion	If set, the DMA channel has terminated by normal completion. If the NIEn bit in the CCRn is set, an interrupt is generated. The NC bit is cleared by writing a 0 to it. Clearing the NC bit causes the interrupt to be cleared.
			The NC bit must be cleared prior to starting the next transfer. An attempt to set the Str bit in the CCRn when NC=1 will cause an error.
			A write of 1 has no effect on this bit.
			1: The DMA channel has terminated by normal completion.
			0: The DMA channel has not terminated by normal completion.
22	AbC	Abnormal	Reset value = 0
		Completion	If set, the DMA channel has terminated with an error. If the AbIEn bit in the CCRn is set, an interrupt is generated. The AbC bit is cleared by writing a 0 to it. Clearing the AbC bit causes the interrupt to be cleared.
			The AbC bit must be cleared prior to starting the next transfer. An attempt to set the Str bit in the CCRn when AbC=1 will cause an error. A write of 1 has no effect on this bit.
			1: The DMA channel has terminated with an error.
			0: The DMA channel has not terminated with an error.
21	_	Reserved	This bit is reserved and must be written as 0.
20	BES	Source Bus Error	Reset value = 0
			1: A bus error has occurred during the source read cycle.
			0: A bus error has not occurred during the source read cycle.
19	BED	Destination Bus	Reset value = 0
		Error	1: A bus error has occurred during the destination write cycle.
			0: A bus error has not occurred during the destination write cycle.
18	Conf	Configuration	Reset value = 0
		Error	1: A configuration error is present.
			0: No configuration error is present.
2:0	—	Reserved	These bits are reserved and must be written as 0s.

Figure 10.5 Channel Status Registers (CSRn)

10.3.4 Source Address Registers (SARn)




ww.DataSheet4U.com

Bit	Mnemonic	Field Name	Description
31:0	SAddr	Source Address	Reset value: — Contains the physical address of the source device. The address changes as programmed in the SAC and TrSiz fields in the CCRn and the SACM field in the DTCRn.

Figure 10.6 Source Address Registers (SARn)

10.3.5 Destination Address Registers (DARn)




ww.DataSheet4U.com

Bit	Mnemonic	Field Name	Description
31:0	DAddr	Destination Address	Reset value: — Contains the physical address of the destination device. The address changes as programmed in the DAC and TrSiz fields in the CCRn and the DACM field in the DTCRn.

Figure 10.7 Destination Address Registers (DARn)

10.3.6 Byte Count Registers (BCRn)




ww.DataSheet4U.com

Bit	Mnemonic	Field Name	Description
23:0	BC	Byte Count	Reset value: — Contains the number of bytes left to transfer on a DMA channel. The count is decremented by 1, 2 or 4 (as determined by the TrSiz field in the CCRn register) for each successful transfer.

Figure 10.8 Byte Count Registers (BCRn)

10.3.7 DMA Transfer Control Registers (DTCRn)




ww.DataSheet4U.com

Bit	Mnemonic	Field Name	Description
5:3	DACM	Destination Address Count Mode	Selects the manner in which the destination address is incremented or decremented. 000: Counting begins with bit 0 of the DARn. 001: Counting begins with bit 4 of the DARn. 010: Counting begins with bit 8 of the DARn. 011: Counting begins with bit 12 of the DARn. 100: Counting begins with bit 16 of the DARn. 101: Reserved 110: Reserved 111: Reserved
2:0	SACM	Source Address Count Mode	Selects the manner in which the source address is incremented or decremented. 000: Counting begins with bit 0 of the SARn. 001: Counting begins with bit 4 of the SARn. 010: Counting begins with bit 8 of the SARn. 011: Counting begins with bit 12 of the SARn. 100: Counting begins with bit 16 of the SARn. 101: Reserved 110: Reserved 111: Reserved

Figure 10.9 DMA Transfer Control Registers (DTCRn)

10.3.8 Data Holding Register (DHR)



ww.DataSheet4U.com

Bit	Mnemonic	Field Name	Description
31:0	DOT	Data on Transfer	Reset value: — Contains data read from the source address during a dual-address operation.

Figure 10.10 Data Holding Register (DHR)

10.4 Operation

This section describes the operation of the DMAC.

10.4.1 Overview

The DMAC is a high-speed 32-bit DMA controller used to quickly move large blocks of data between I/O peripherals and memory without intervention of the TX19 core processor.

(1) Devices Supported for the Source and Destination

The DMAC handles data transfers from memory to memory and between memory and I/O peripherals. The device from which data is transferred is referred to as a source device, and the device to which data is transferred is referred to as a destination device. Both memory and I/O peripherals can be a source or destination device. The DMAC supports data transfers from memory to I/O peripherals, from I/O peripherals to memory, and from memory to memory, but not from I/O peripherals to I/O peripherals.

DMA protocols for memory and I/O peripherals differ in that when accessing an I/O peripheral, the DMAC asserts the \overline{DACKn} (n = channel number) signal to indicate that data is being transferred in response to a previous transfer request. Because each DMA channel has only one \overline{DACKn} signal, the DMAC can not handle data transfers between two I/O peripherals.

Interrupt requests can be programmed to be a trigger to initiate a DMA process instead of requesting an interrupt to the TX19 core processor. If so programmed, the Interrupt Controller (INTC) forwards a DMA request to the DMAC (see 10.4.6, *Interrupts*). The DMA request coming from the INTC is cleared when the INTC receives a \overline{DACKn} from the DMAC. Consequently, a DMA request for a transfer to/from an I/O peripheral is cleared after each DMA bus cycle (i.e., every time the number of bytes programmed into the CCRn.TrSiz field is transferred). On the other hand, during memory-to-memory transfer, the \overline{DACKn} signal is not asserted until the byte count register (BCRn) reaches zero. Therefore, memory-to-memory transfer can continuously move large blocks of data in response to a single DMA request.

For example, data transfers between the TMP1941AF on-chip peripheral and on- or off-chip memory is discontinued after every DMA bus cycle. Nonetheless, until the BCRn register reaches zero, the DMAC remains in Ready state to wait for the next transfer request.

(2) Exchanging Bus Mastership (Bus Arbitration)

In response to a DMA request, the DMAC issues a bus request to the TX19 core processor. When the DMAC receives a bus grant signal from the TX19 core processor, it assumes bus mastership to service the DMA request. There are two bus request signals from the DMAC going to the TX19 core processor. One is a bus request without snooping (GREQ), and the other is a bus request with snooping (SREQ). The SReq bit in the CCRn register is used to select a bus request signal to use for each DMA channel.

While the DMAC has control of the bus, the TX19 core processor may issue a bus release request to the DMAC. The RelEn bit of the CCRn register controls whether to honor this request on a channel-by-channel basis. This setting has a meaning only when a DMA channel uses GREQ (i.e., a bus request without snooping). It has no meaning or effect when a DMA channel uses SREQ (i.e., a bus request with snooping) because, in this case, the TX19 core processor does not have the capability to generate a bus release request.

The DMAC relinquishes the bus to the TX19 core processor when there is no pending DMA request to be serviced.

Note 1: The NMI interrupt is left pending while the DMAC has control of the bus. Note 2: Don't place the TMP1941AF in Halt powerdown mode while the DMAC is operating.

ww.DataSheet4U.com

(3) Transfer Request Generation

Each DMA channel supports two types of request generation methods: internal and external.

Internal requests are those generated within the DMAC. The DMA channel is started as soon as the Str bit in the CCRn register is set. The channel immediately requests the bus and begins transferring data.

If a channel is programmed for external request and the Str bit is set, the transfer request signal (INTDREQn) must be asserted by the Interrupt Controller before the channel requests the bus and begins a transfer. Although INTDREQn can be programmed for level/edge sensitivity, the TMP1941AF requires INTDREQn to be low-level sensitive.

(4) Data Transfer Modes

The TMP1941AF DMAC supports dual-address transfers, but not single-address transfers.

The dual-address mode allows data to be transferred from memory to memory and between memory and an I/O peripheral. In this mode, the DMAC explicitly addresses both the source and destination devices. The DMAC also generates a DACKn signal when accessing an I/O peripheral.


In dual-address mode, a transfer takes place in two DMA bus cycles: a source read cycle and a destination write cycle. In the source read cycle, the data being transferred is read from the source address and put into the DMAC internal Data Holding Register (DHR). In the destination write cycle, the DMAC writes data in the DHR to a destination address.


(5) DMA Channel Operation

The DMAC has four independent DMA channels 0 to 3. Setting the Start (Str) bit in the CCRn (n = 0-3) enables a particular channel and puts it in Ready state.

When a DMA request is detected in any of the channels in Ready state, the DMAC arbitrates for the bus and begins a transfer. When no DMA request is pending, the DMAC relinquishes the bus to the TX19 core processor and returns to Ready state. The channel can terminate by normal completion or from an error of a bus cycle. When a channel terminates, that channel is put in Idle state. Interrupts can be generated by error termination or by normal channel termination.

Figure 10.11 shows a general state transitions of a DMA channel.





www.DataSheet4U.com

(6) Summary of Transfer Modes

The DMAC can perform data transfers as follows according to the combination of mode settings.

Transfer Request	Edge/Level	Address Mode	Data Flow
Internal		Dual	Memory-to-memory
		Dual	Memory-to-memory
External	Low Level		Memory-to-I/O
			I/O-to-memory

(7) Address Change Options

Address pointers can increment, decrement or remain constant. The SAC and DAC fields in the CCRn respectively select address change directions for the Source Address Register (SARn) and the Destination Address Register (DARn). While memory addresses can be programmed to increment, decrement or remain constant, I/O addresses must be programmed to remain constant.

The SACM and DACM fields in the DTCRn provide options to program bit positions at which the source and destination addresses are incremented or decremented after each transfer. The bit position can be bit 0, 4, 8, 12 or 16. Use of bit 0 is the regular increment/decrement mode in which the address changes by 1, 2 or 4, according to the source or destination size. Two examples of how other increment/decrement modes affect address changes are show below.

Example 1: When address bit 0 is selected in the SACM field and address bit 4 is selected in the DACM field

- SAC: Programmed to increment the source address
- DAC: Programmed to increment the destination address
- TrSiz: Programmed to a transfer size of 32 bits
- Source address: 0xA000_1000
- Destination address: 0xB000_0000
- SACM: 000 \rightarrow Bit 0 is the source address bit at which address incrementation occurs.
- DACM: 001 \rightarrow Bit 4 is the destination address bit at which address incrementation occurs.

	Source	Destination
1st transfer	0xA000_1000	0xB000_0000
2nd transfer	0xA000_1004	0xB000_0010
3rd transfer	0xA000_1008	0xB000_0020
4th transfer	0xA000_100C	0xB000_0030

- Example 2: When address bit 8 is selected in the SACM field and address bit 0 is selected in the DACM field
 - SAC: Programmed to decrement the address
 - DAC: Programmed to decrement the address
 - TrSiz: Programmed to a transfer size of 16 bits
 - Source address: 0xA000_1000
 - Destination address: 0xB000_0000

...

- SACM: 010 \rightarrow Bit 8 is the source address bit at which address decrementation occurs.
- DACM: 000 \rightarrow Bit 0 is the destination address bit at which address decrementation occurs.

	Source	Destination
1st transfer	0xA000_1000	0xB000_0000
2nd transfer	0x9FFF_FF00	0xAFFF_FFE
3rd transfer	0x9FFF_FE00	0xAFFF_FFFC
4th transfer	0x9FFF_FD00	0xAFFF_FFFA

10.4.2 Transfer Request Generation

A DMA request must be issued for the DMAC to initiate a data transfer. Each DMA channel in the DMAC supports two types of request generation method: internal and external. In either request generation mode, once a DMA channel is started, a DMA request causes the DMAC to arbitrate for the bus and begin transferring data.

• Internal Request Generation

A channel is programmed for internal request by clearing the ExR bit in the CCRn. In internal request generation mode, a transfer request is generated as soon as the Str bit in the CCRn is set.

An internally generated request keeps a transfer request pending until the transfer is complete. If no transition to a higher-priority DMA channel or a bus master occurs, the channel will use 100% of the available bus bandwidth to transfer all data continuously.

Internally generated requests support only memory-to-memory transfer.

• External Request Generation

A channel is programmed for external request by setting the ExR bit in the CCRn. In external request generation mode, setting the Str bit in the CCRn puts the channel in Ready state. While in Ready state, assertion of the INTDREQn signal (where n is the channel number) coming from the Interrupt Controller (INTC) causes a transfer request to be generated. Externally generated requests support data transfers from memory to memory and between memory and an I/O peripheral.

INTDREQn can be programmed for either edge or level sensitivity through the PosE bit in the CCRn. However, in the TMP1941AF, INTDREQn is an active-low, level-sensitive signal. Therefore, the PosE bit must be cleared to 0.

The transfer size, i.e., the amount of data to be transferred in response to a transfer request, is programmed in the TrSize field in the CCRn. The transfer size can be 32 bits, 16 bits or 8 bits.

A transfer request is removed by assertion of the \overline{DACKn} signal (where n is the channel number). \overline{DACKn} is asserted: 1) when an I/O peripheral bus cycle has completed and 2) when the Byte Count Register (BCRn) has reached zero in memory-to-memory transfer. Consequently, a memory-to-I/O or I/O-to-memory transfer request terminates after one DMA bus cycle completes, whereas memory-to-memory transfer can continuously move large blocks of data in response to a single DMA request.

The INTC might clear INTDREQn before the DMAC accepts it and begins a data transfer. It must be noted that, even if that happens, a DMA bus cycle might be executed after the interrupt request has been cleared.

ww.DataSheet4U.com

10.4.3 DMA Address Modes

The TMP1941AF supports only dual-address mode in which both the source and destination devices are explicitly addressed.

In dual-address mode, two bus transfers occur: a read from a source device and a write to the destination device. In the source read cycle, data is read from the source address and placed in the DMAC internal Data Holding Register (DHR). Then, in the destination write cycle, the data held in the DHR is written to the destination address.




Figure 10.12 Dual-Address Transfer Mode

The transfer size programmed into the CCRn.TrSiz field determines the amount of data that is transferred from a source device to a destination device in response to a DMA request. The transfer size can be 32 bits, 16 bits or 8 bits.

The internal DHR is a 32-bit register that serves as a buffer for the data being transferred from a source device to a destination device during dual-address mode.

Memory accesses occur in a manner to fulfill the CCRn.TrSiz setting. Remember that the CS/Wait Controller supports either 16-bit or 8-bit bus accesses for external memory. If the DMA transfer size is programmed to 32 bits in CCRn.TrSiz, DMA read and write cycles each take up to four bus cycles to complete. A 16-bit data bus, as programmed in the CS/Wait Controller, requires two independent bus cycles to complete a 32-bit transfer. Likewise, an 8-bit data bus requires four independent bus cycles to complete a 32-bit transfer.

Memory-to-I/O and I/O-to-memory DMA transfers are governed by the setting of the CCRn.DPS field in addition to the setting of CCRn.TrSiz. The DPS field defines the port size of a source or destination I/O peripheral. The I/O port size can be 32 bits, 16 bits or 8 bits.

If the transfer size is equal to the I/O port size, an I/O access takes a single read or single write cycle. If the I/O port size is less than the programmed transfer size, the internal 32-bit DHR serves as a buffer for the data being transferred. For example, assume that the transfer size is programmed to 32 bits. If the source I/O port size is 8 bits and the destination memory width is 32 bits, then four 8-bit read cycles occur, followed by a 32-bit write cycle. (If the destination is an external memory with a 16-bit data bus,

the write cycle takes two bus cycles.) The 32 bits of data are buffered in the DHR until the destination write cycle occurs.

Source and destination addresses can be programmed to increment or decrement after each transfer. The SARn and DARn change, if so programmed, after each data transfer, depending on the transfer size, i.e., the programmed TrSiz value. The BRCn is decremented by TrSiz for each data transfer.

It is forbidden to program the device port size (DPS) to a value greater than the DMA transfer size (TrSiz).

The relationships between TrSiz and DPS are summarized below.

Table 10.2 DMA Transfer Sizes and Device Port Sizes	(in Dual-Address Mode)
---	------------------------

TrSiz	DPS	# of I/O Bus Cycles
0x (32 bits)	0x (32 bits)	1
0x (32 bits)	10 (16 bits)	2
0x (32 bits)	11 (8 bits)	4
10 (16 bits)	0x (32 bits)	Don't use.
10 (16 bits)	10 (16 bits)	1
10 (16 bits)	11 (8 bits)	2
11 (8 bits)	0x (32 bits)	Don't use.
11 (8 bits)	10 (16 bits)	Don't use.
11 (8 bits)	11 (8 bits)	1

Note: The DMAC does not incremnt or decrement the address for I/O peripherals. Therefore, if, for example, TrSiz is programmed to 16 bits and DPS is programmed to 8 bits, both the first and second bus cycles access the lower eight bits of the I/O data bus.

10.4.4 DMA Channel Operation

Each DMA channel is started by setting the Str bit in the CCRn to 1. Once started, the DMAC checks the channel setups for configuration errors. If no configuration error is present, the channel enters Ready state.

When a DMA request is detected while in Ready state, the DMAC arbitrates for the bus and begins transferring data.

The channel can terminate by normal completion or from an error.

(1) Channel Startup

A DMA channel is started by setting the Str bit in the CCRn.

Once started, the DMAC checks the channel setups for configuration errors. If a configuration error is detected, the channel terminates abnormally. If no configuration error is present, the channel enters Ready state. Once a channel enters Ready state, the Act bit in the CSRn is set to 1.

If the channel is programmed for internal request, the channel requests the bus and starts transferring data immediately. If the channel is programmed for external request, INTDREQn must be asserted before the channel requests the bus.

(2) Channel Termination

A DMA channel can terminate by normal completion or from an error. The status of a DMA operation can be determined by reading the CSRn.

A channel terminates abnormally when an attempt is made to set the Str bit in the CCRn when the NC or AbC bit in the CSRn is set.

Normal Termination

A DMA channel terminates by normal completion in the following case. Normal completion always occurs at the boundary of transfers programmed into the CCRn.TrSize field.

Data transfers have terminated, with the BCRn decremented to 0.

Abnormal Termination

The paragraphs that follow summarize the cases in which a DMA channel terminates from an error.

• Configuration errors

vw.DataSheet4U.com

A configuration error results when the channel initialization contains inconsistencies or errors. A configuration error is reported before any data transfer takes place; therefore, in case of a configuration error, the SARn, DARn and BCRn remain unaltered. When a DMA channel has terminated from a configuration error, the AbC and Conf bits in the CSRn are set. A configuration error occurs for the following cases:

- Both the CCRn.SIO and CCRn.DIO bits are set.
- The CCRn.Str bit is set when the NC or AbC bit in the CSRn is set.
- The BCRn contains a value that is not an integer multiple of the transfer size programmed into the CCRn.TrSiz field.
- The SARn or DARn contains a value that is not an integer multiple of the transfer size programmed into the CCRn.TrSiz field.
- The CCRn.TrSiz and CCRn.DPS fields contain illegal combinations.
- The CCRn.Str bit is set when the the BCRn contains a value of zero.
- Bus errors

When a DMA channel has terminated from a bus error, the AbC bit and the BES or BED bit in the CSRn is set.

- A bus error has been reported during a source read or destination write cycle.

Note: The contents of the BCRn, SARn and DARn are not guaranteed when a channel has terminated due to a bus error. Chapter 19 lists the reserved addresses that, if accessed, cause a bus error.

10.4.5 DMA Channel Priority

The DMAC provides a fixed priority for the four channels, with channel 0 always having the highest priority and channel 3 the lowest. For example, when transfer requests occur on channels 0 and 1 simultaneously, the channel 0 request is serviced first. The channel 1 request is left pending. So that the channel 1 request is serviced, it must be maintained until data transfer completes on channel 0.

Remember that the internally generated request is kept until the servicing of the request is finished.

External transfer requests come from the Interrupt Controller (INTC). The INTC can program any interrupts to be used as a DMA trigger instead of as an interrupt request. If such an interrupt is programmed for edge sensitivity, the INTC internally maintains a transfer request. However, a level-sensitive interrupt is not held in the INTC; thus the interrupt request signal must remain asserted until the servicing of the DMA request begins.

A higher-priority channel always gets the attention of the DMAC. If a transfer request occurs on channel 0 while a request on channel 1 is being serviced, the servicing of the channel 1 request is suspended temporarily in order to service the channel 0 request first. After the channel 0 request has been serviced, channel 1 resumes the remaining data transfer.

Channel transitions take place at the boundary of a transfer size programmed for the current channel being serviced; that is, after all data in the DHR are written to a destination.

Note: DMA channel priority exists only among those using the same type of bus request signal (SREQ or GREQ).

10.4.6 Interrupts

The DMAC can generate an interrupt request (INTDMAn) to the TX19 core processor on completion of a channel operation: either by normal channel termination or by abnormal termination of a bus cycle.

• Normal Completion Interrupt

When a channel operation terminates by normal completion, the NC bit in the CSRn is set to 1. At this time, if the NIEn bit in the CCRn is set, an interrupt request is generated to the TX19 core processor.

• Abnormal Completion Interrupt

When a channel operation terminates abnormally, the AbC bit in the CSRn register is set to 1. At this time, if the AbIEn bit in the CCRn register is set, an interrupt request is generated to the TX19 core processor.

ww.DataSheet4U.com

10.4.7 Data Packing and Unpacking

In dual-address mode, the internal 32-bit DHR allows the data to be packed and unpacked by the DMAC if the programmed transfer size is not equal to the device port size.

For example, if a source I/O peripheral is 8-bits wide and a destination memory device is 32-bits wide, four byte-read cycles occur. The four bytes of data are buffered in the DHR before a destination word-write cycle occurs.

The following illustrates the byte ordering for packing and unpacking of data.




Figure 10.13 Data Packing and Unpacking

10.5 DMA Transfer Timing

All DMAC operations are synchronous to the rising edges of the internal system clock.

10.5.1 Dual-Address Mode

• Memory-to-memory transfer

Figure 10.14 shows a DMA cycle from one external 16-bit memory to another, with the transfer size programmed to 16 bits. A block of data is transferred until the BCRn register reaches 0.




Figure 10.14 Memory-to-Memory Transfer (Dual-Address Mode)

• Memory-to-I/O transfer

Figure 10.15 shows a DMA cycle from a 16-bit memory to an 8-bit I/O peripheral, with the transfer size programmed to 16 bits.




Figure 10.15 Memory-to-I/O Transfer (Dual-Address Mode)

• I/O-to-memory transfer

Figure 10.16 shows a DMA cycle from an 8-bit I/O peripheral to a 16-bit memory, with the transfer size programmed to 16 bits.




Figure 10.16 I/O-to-Memory Transfer (Dual-Address Mode)

- ,

10.6 Programming Example

The following illustrates the programming required to transfer data from an SIO receive buffer (SCnBUF) to the on-chip RAM. The assumptions are as follows:

DMAC Settings:

- DMA channel used: Channel 0
- Source address: SC1BUF
- Destination address: 0xFFFF_9800 (physical address)
- Number of bytes transferred: 256

.DataSheet4U.com

SIO Settings:

- Data format: 8 bits, UART
- SIO channel used: Channel 1
- Transfer rate: 9600 bps

DMA channel 0 is used for the transfer. The SIO1 receive interrupt is used as a trigger to start the DMA channel.

DMA channel 0 settings:

DCR	\leftarrow	0x8000_0000			/* Reset DMAC * /
IMCFL	\leftarrow	15 xxxx, xxxx,	7 xx10,	0 x100	/* Bit positions */ /* Interrupt level = 4 (arbitrary) * /
INTCLR	\leftarrow	0x3c			/*IVR[9:4]; clear INTDMA0 * /
DTCR0	\leftarrow	0x0000_0000			/* DACM = 000 * / /* SACM = 000 * /
SAR0	\leftarrow	0xFFFF_F208			/* Physical address of SC1BUF */
DAR0	\leftarrow	0xFFFF_9800			/* Physical address of destination */
BCR0	\leftarrow	0x0000_00FF			/* 256 (Number of bytes to be transferred) */
CCR0	\leftarrow	0x80c0_5b0f			

SIO channel 1 settings:

IMCCH \leftarrow		/* Bit positions */ /* Use INTRX1 as a DMA trigger and select DMA ch. 0 * /
$intclr \leftarrow$	0x32	/* IVR[9:4]; clear INTRX1 * /
$\texttt{SC1MOD0} \leftarrow$	0x09	/* UART mode, 8-bit data format, baud rate generator * /
$SC1CR \leftarrow$	0x00	
BR1CR \leftarrow	0x1d	/* @fc = 32 MHz (approx. 9615 bps) */
$\texttt{SC1MOD0} \leftarrow$	0x29	/* Enable receiver * /

11. 8-Bit Timers (TMRAs)

The TMP1941AF has a four-channel 8-bit timer (TMRA0–TMRA3), which is comprised of two modules named TMRA01 and TMRA23. The TMRA01 contains the TMRA0 and the TMRA1, and the TMRA23 contains the TMRA2 and TMRA3. Each timer module has the following operating modes:

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable pulse generation (PPG) mode (Variable frequency, variable duty cycle)
- 8-bit pulse width modulated (PWM) signal generation mode (Fixed frequency, variable duty cycle)

ww.DataSheet4U.com Figure 11.1 and Figure 11.2 are block diagrams of the TMRA01 and TMRA23 respectively. The main components of a timer channel are an 8-bit up-counter, an 8-bit comparator and an 8-bit timer register. Two timer channels share a prescalar and a timer flip-flop.

A total of six 8-bit registers provide control over the operating modes and timer flip-flops for the TMRA01 and the TMRA23 each, which can be independently programmed. The TMRA01 and the TMRA23 are functionally equivalent. In the following sections, any references to the TMRA01 also apply to the TMRA23.

Table 11.1 gives the pins and registers for the two timer modules.

		TMRA01	TMRA23
External	External clock input	TA0IN (Shared with P70)	TA2IN (Shared with P72)
Pins	Timer flip-flop output	TA1OUT (Shared with P71)	TA3OUT (Shared with P73)
	Timer Run register	TA01RUN (0xFFFF_F100)	TA23RUN (0xFFFF_F108)
Registers	Timer registers	TA0REG (0xFFFF_F102) TA1REG (0xFFFF_F103)	TA2REG (0xFFFF_F10A) TA3REG (0xFFFF_F10B)
(Addresses)	Timer Mode register	TA01MOD (0xFFFF_F104)	TA23MOD (0xFFFF_F10C)
	Timer Flip-Flop Control register	TA1FFCR (0xFFFF_F105)	TA3FFCR (0xFFFF_F10D)

Table 11.1 Pins and Registers for the TMRA01 and the TMRA23

11.1 Block Diagrams




Figure 11.1 TMRA01 Block Diagram




Figure 11.2 TMRA23 Block Diagram

11.2 Timer Components

11.2.1 Prescaler

The TMRA01 has a 9-bit prescalar that slows the rate of a clocking source to the counters. The prescalar clock source (ϕ T0) can be selected from fperiph, fperiph/2 and fperiph/4 by programming the PRCK[1:0] field of the SYSCR0 located within the CG. fperiph can be selected from fgear (geared clock) and fc (non-geared clock) by programming the FPSEL bit of the SYSCR1 located within the CG.

The TA01PRUN bit in the TA01RUN register allows the enabling and disabling of the prescalar for the TMRA01. A write of 1 to this bit starts the prescalar. A write of 0 to this bit clears and halts the prescalar.

ww.DataSheet4U.com

Prescalar output taps can be divide-by-2 (ϕ T1), divide-by-8 (ϕ T4), divide-by-32 (ϕ T16) and divide-by-512 (ϕ T256). Table 11.2 shows prescalar output clock resolutions (@fc = 32 MHz).

	-					@fc = 40 MHz
Peripheral	Clock Gear	Prescaler		Prescalar Output	Clock Resolution	
Clock Select SYSCR1. FPSEL	Value SYSCR1. GEAR[1:0]	Clock Source SYSCR0. PRCK[1:0]	φT1	φT4	φT16	φT256
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
	00 (fc)	01 (fperiph/2)	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ¹⁰ (25.6 μs)
		10 (fperiph)	_	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁹ (12.8 μs)
		00 (fperiph/4)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹² (102.4 μs)
	01 (fc/2)	01 (fperiph/2)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
0 (fgear)		10 (fperiph)	_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ¹⁰ (25.6 μs)
0 (igeal)		00 (fperiph/4)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8 μs)	fc/2 ¹³ (204.8 μs)
	10 (fc/4)	01 (fperiph/2)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹² (102.4 μs)
		10 (fperiph)		fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
		00 (fperiph/4)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹⁰ (25.6 μs)	fc/2 ¹⁴ (409.6 μs)
	11 (fc/8)	01 (fperiph/2)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8 μs)	fc/2 ¹³ (204.8 μs)
		10 (fperiph)	_	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹² (102.4 μs)
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
	00 (fc)	01 (fperiph/2)	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ¹⁰ (25.6 μs)
		10 (fperiph)		fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁹ (12.8 μs)
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
	01 (fc/2)	01 (fperiph/2)	_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ¹⁰ (25.6 μs)
1 (fc)		10 (fperiph)	_	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁹ (12.8 μs)
1 (10)		00 (fperiph/4)	_	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
	10 (fc/4)	01 (fperiph/2)	_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ¹⁰ (25.6 μs)
		10 (fperiph)	_	—	fc/2 ⁵ (0.8 μs)	fc/2 ⁹ (12.8 μs)
		00 (fperiph/4)	_	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ¹¹ (51.2 μs)
	11 (fc/8)	01 (fperiph/2)			fc/2 ⁶ (1.6 μs)	fc/2 ¹⁰ (25.6 μs)
		10 (fperiph)	—	—	fc/2 ⁵ (0.8 μs)	fc/2 ⁹ (12.8 μs)

Table 11.2 Prescalar Output Clock Resolutions

Note 1: The prescaler's output clock ϕ Tn must be selected so that ϕ Tn < fsys/2 is satisfied.

Note 2: Do not change the clock gear value while the timer is running.

Note 3: The — character means "Don't use."

11.2.2 Up-Counters (UC0 and UC1)

The timer module contains two 8-bit binary up-counters, each of which is driven by a clock independently selected by the TA01MOD register.

The clock input to the UC0 is either one of three prescalar outputs (ϕ T1, ϕ T4, ϕ T16) or the external clock applied to the TA0IN pin. Which clock is to use is programmed into the TA0CLK[1:0] field of the TA01MOD register.

Possible clock sources for the UC1 depend on the selected operating mode. In 16-bit interval timer mode, the clock input to the UC1 is always the UC0 overflow output. In other operating modes, the clock input to the UC1 is either one of three prescalar outputs (ϕ T1, ϕ T16, ϕ T256) or the TMRA0 comparator match-detect output.

The TAORUN and TA1RUN bits in the TA01RUN register are used to start counting and to stop and clear the counter. Upon reset, the up-counter is set to 00H and the whole timer module is disabled.

11.2.3 Timer Registers (TA0REG and TA1REG)


Each timer register is an 8-bit register containing a time constant. When the up-counter reaches the time constant value in the timer register, the comparator block generates a match-detect signal. When the time constant is set to 00H, a match occurs upon a counter overflow.


One of the two timer registers, TA0REG, is double-buffered. The double-buffering function can be enabled and disabled through the programming of the TA0RDE bit in the TA01RUN: 0=disable, 1=enable.

If double-buffering is enabled, the TA0REG latches a new time constant value from the register buffer. This takes place upon detection of a 2^n -1 overflow in PWM mode and upon a match between the UC0 and the TA1REG in PPG mode. Double-buffering must be disabled in interval timer modes.

A reset clears the TA01RUN.TA0RDE bit to 0, disabling the double-buffering function. To use this function, the TA01RUN.TA0RDE bit must be set to1 after loading the TA0REG with a time constant. When TA01RUN.TA0RDE=1, the next time constant can be written to the register buffer.

Figure 11.13 illustrates the double-buffer structure for the TAOREG.





NUN DataShaat411.com

The addresses of the timer registers are as follows:

TA0REG:0xFFFF_F102TA1REG:0xFFFF_F103TA2REG:0xFFFF_F10ATA3REG:0xFFFF_F10B

The timer registers are write-only registers.

11.2.4 Comparators (CP0 and CP1)

The comparator compares the output of the 8-bit up-counter with a time constant value in the 8-bit timer register. When a match is detected, an interrupt (INTTA0/INTTA1) is generated and the timer flip-flop is toggled, if so enabled.

11.2.5 Timer Flip-Flop (TA1FF)

The timer flip-flop (TA1FF) is toggled, if so enabled, each time the comparator match-detect output is asserted. The toggling of the timer flip-flop can be enabled and disabled through the programming of the TAFF1IE bit in the TA1FFCR.

A reset clears the TAFF1IE bit, disabling the toggling of the TA1FF. The TA1FF can be initialized to 1 or 0 by writing 01 or 10 to the TAFF1C[1:0] field in the TA1FFCR. Additionally, a write of 00 by software causes the TA1FF to be toggled to the opposite value.

The value of the TA1FF can be driven onto the TA1OUT pin, which is multiplexed with P71. The Port 7 registers (P7CR and P7FC) must be programmed to configure the P71/TA1OUT pin as TA1OUT.

11.3 Register Description

					-				
		7	6	5	4	3	2	1	0
TA01RUN	Name	TA0RDE	_	—	—	I2TA01	TA01PRUN	TA1RUN	TAORUN
(0xFFFF_F100)	Read/Write	R/W	—	—	—		R/	W	
	Reset Value	0	—	—	—	0	0	0	0
	Function	Double Buffering 0: Disable 1: Enable				0: Off 1: On	Run/Stop	Timer Run/S 0: Stop & cle 1: Run	

TMRA01 Run Register

I2TA01: Timer on/off in IDLE mode **TA01PRUN: Prescaler** TA1RUN: TMRA1 TAORUN: TMRA0

Note: Bits 4, 5 and 6 are read as undefined.

TMRA23 Run Register

TA23RUN (0xFFFF_F108

		7	6	5	4	3	2	1	0
	Name	TA2RDE	_	—		I2TA23	TA23PRUN	TA3RUN	TA2RUN
8)	Read/Write	R/W	—	—	_		R/	W	
	Reset Value	0	—	—	—	0	0	0	0
	Function	Double Buffering 0: Disable 1: Enable				IDLE 0: Off 1: On	Run/Stop	Timer Run/S 0: Stop & cle 1: Run	

I2TA23: Timer on/off in IDLE mode **TA23PRUN: Prescaler** TA3RUN: TMRA3 TA2RUN: TMRA2

Note: Bits 4, 5 and 6 are read as undefined.

Figure 11.4 Timer Run Registers

			TMR	A01 Mode	Register				
		7	6	5	4	3	2	1	0
TA01MOD	Name	TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
(0xFFFF_F104)	Read/Write				R	R/W			
	Reset Value	0	0	0	0	0	0	0	0
		Operating		PWM perio		TMRA1 clo		TMRA0 clock source 00: TA0IN input	
		00: 8-bit in		00: Reserv	ed	00: TA0TR			
	Function		nterval timer	01: 2 ⁶ -1		01: φT1		01: φT1	
		10: 8-bit Pl	-	10: 2 ⁷ -1		10: φT16	i	10:	
		11: 8-bit P\	NM	11: 2 ⁸ -1		11: φT256		11:	
t4U.com						IRA0 clock s		<u>۸</u>	
					0		input (TA0IN		
					10		(Presca (Presca		
					1		(Presca		
						· • • • •	(1.1000)		
						/IRA1 clock s	ource		
							0.TA01M[1:0]≠01	TA01MOD.	FA01M[1:0]=0 ⁻
					00	D TMRA0	match output	TMRA0 o	verflow
					01	1	φT1	output	
					1()	φT16		it Timer
					11	1 0	φT256	ίN	lode J
					> Pe	riod select in	n 8-bit PWM m	ode	
					00	0 Reserve	d		
					01	1 (2 ⁶ -1)×	clock source		
					1(clock source		
					11	1 (2 ⁸ -1) ×	clock source		
					<u>→</u> TN	/IRA01 opera	iting mode		
					00) Two 8-b	it timers		
					0'				
					1(
					1		/M generation er (TMRA1)	(TMRA0) 8	

Figure 11.5 Timer Mode Register

		7	6	5	4	3	2	1	0
TA23MOD	Name	TA23M1	TA23M0	PWM21	PWM20	TA3CLK1		TA2CLK1	TA2CLK0
(0xFFFF_F10C)	Read/Write					W		-	
	Reset Valu	0	0	0	0	0	0	0	0
		Operating r	node	PWM perio	d	TMRA3 clo	ck source	TMRA2 clock source 00: TA2IN	
		00: 8-bit int	erval timer	00: Reserve	ed	00: TA2TR	G		
	Function	01: 16-bit ir	nterval timer	01: 2 ⁶ -1		01: φT1	(01: φT1	
		10: 8-bit PF	PG	10: 2 ⁷ -1		10:		10:	
		11: 8-bit PV	MM	11: 2 ⁸ -1		11:		11:	
						IRA2 clock s	ource		
					00) External	input (TA2IN)	
					01	ι φT1	(Presca	aler)	
					1()	(Presca	aler)	
					11	φT16	(Presca	aler)	
						IRA3 clock s	ource		
						TA23MOD	.TA23M[1:0]≠01	TA23MOD.1	A23M[1:0]=0
					00	TMRA2	match output	TMRA2 or	orflow
									veniow
					01	ι φT1		output	
					0 ²			(16-B	it Timer
)		(16-B	
					10 11) φT16 Ι φT256	8-bit PWM m	(16-B M	it Timer
					10 11) φT16 φT256 riod select in		(16-B M	it Timer
					1(1^/ → Pe) φT16 φT256 riod select in) Reserve		(16-B M	it Timer
					10 1 > Pe 00		d	(16-B M	it Timer
					10 11 → Pe 00 01		d clock source	(16-B M	it Timer
					10 11 → Pe 00 07 11 11		d clock source clock source clock source	(16-B M	it Timer
					10 11 → Pe 00 07 11 11	$\begin{array}{c c} \phi T16 \\ \phi T256 \\ \hline \phi T256 \\ \hline riod select in \\ \phi Reserve \\ \phi & (2^6-1) \times \phi \\ \phi & (2^7-1) \times \phi \\ \phi & (2^8-1) \times \phi \\ \hline RA23 opera \end{array}$	d clock source clock source clock source ting mode	(16-B M	it Timer
					10 10 10 10 10 00 00 00 10 10	$\begin{array}{c c} \phi T16 \\ \phi T256 \\ \hline \phi T256 \\ \hline riod select in \\ \phi Reserve \\ \hline (2^6-1) \times 0 \\ \phi (2^7-1) \times 0 \\ \hline (2^8-1) \times 0 \\ \hline RA23 \ opera \\ \phi Two 8-b \\ \hline \end{array}$	d clock source clock source clock source ting mode it timers	(16-B M	it Timer
					10 10 10 10 00 00 10 10 10 10	$\begin{array}{c c} \phi T16 \\ \phi T256 \\ \hline \phi T256 \\ \hline riod select in \\ \phi C2^{6}-1) \times (2^{6}-1) \times (2^{7}-1) \times (2^{8}-1) \times (2^{8}-1$	d clock source clock source clock source ting mode it timers ner	(16-B M	it Timer

Figure 11.6 Timer Mode Register

TMRA01 Timer Flip-Flop Control Register 7 3 2 6 5 4 1 0 TA1FFCR Name ____ ____ ____ TAFF1C1 TAFF1C0 TAFF1IE TAFF1IS ____ ÷. (0xFFFF_F105) Read/Write R/W _ **Reset Value** 1 0 1 0 00: Toggles TA1FF. TA1FF TA1FF (software toggle) toggle toggle 01: Sets TA1FF to 1. enable trigger 10: Clears TA1FF to 0. 0: Disable Function 0: TMRA0 1: Enable 1: TMRA1 11: Don't-care This field is always read as 11. Selects a signal to toggle Timer Flip-Flop 1 (TA1FF) (Don't-care in other than 8-bit timer mode)

 0
 Toggled by TMRA0

 1
 Toggled by TMRA1

Note: Bits 4 to 7 are read as undefined.

Figure 11.7 TMRA01 Flip-Flop Control Register

TMRA23 Flip-Flop Control Register

		7	6	5	4	3	2	1	0		
TA3FFCR	Name	_	—	—	—	TAFF3C1	TAFF3C0	TAFF3IE	TAFF3IS		
(0xFFFF_F10D)	Read/Write	—	—	—	—		R/	W	V		
	Reset Value	_	_	_	—	1	1	0	0		
	Function					00: Toggles (software to 01: Sets TA 10: Clears 11: Don't ca This field is read as 11.	oggle). \3FF to 1 TA3FF to 0 are always	TA3FF toggle enable 0: Disable 1: Enable	TA3FF trigger 0: TMRA2 1: TMRA3		
									↓ 3 (TA3FF)		

Note: Bits 4 to 7 are read as undefined values.

Figure 11.8 TMRA23 Flip-Flop Control Register

11.4 Operating Modes

11.4.1 8-Bit Interval Timer Mode

The TMRA0 and the TMRA1 can be independently programmed as 8-bit interval timers. Programming these timers should only be attempted when the timers are not running.

(1) Generating Periodic Interrupts

In the following example, the TMRA1 is used to accomplish periodic interrupt generation. First, stop the TMRA1 (if it is running). Then, set the operating mode, clock source and interrupt interval in the TA01MOD and TA1REG registers. Then, enable the INTTA1 interrupt and start the TMRA1.

ww.DataSheet4U.com

Example: Generating the INTTA1 interrupt at a 20-µs interval (fc = 32 MHz)

```
Clocking conditions:

System clock: High-speed (fc)

Prescaler clock: fperiph/4 (fperiph = fsys)
```

	MSI	В						L	SB	
_		7	6	5	4	3	2	1	0	
TA01RUN	\leftarrow	-	-	Х	Х	-	—	0	-	Stops and clears the TMRA1.
TA01MOD	\leftarrow	0	0	Х	Х	1	0	Х	Х	Selects 8-bit interval timer mode and
										$\phi T1$ as the clock source (which provides a 0.2-
										μ s resolution @fc = 40 MHz.)
TA1REG	\leftarrow	0	1	0	1	0	0	0	0	Sets the time constant value in the TA1REG.
										20 µs ÷ φT1 = 80 (50H)
IMC5LH	\leftarrow	Х	Х	1	1	0	1	0	1	Enables INTTA1 and sets the interrupt level to
										5. INTTA1 must always be programmed to be
										rising-edge triggered.
_TA01RUN	\leftarrow	-	Х	Х	Х	-	1	1	-	Starts the TMRA1.
X = Don't care	э, —	= N	lo ch	nang	е					

Refer to Table 11.2 when selecting a timer clock source.

Note: The clock inputs to the TMRA0 and the TMRA1 can be one of the following: TMRA0: TA0IN input, φT1, φT4 or φT16 TMRA1: Match-detect signal from the TMRA0, φT1, φT16 or φT256 (2) Generating a SquareWave with a 50% Duty Cycle

The 8-bit interval timer mode can be used to generate square-wave output. This is accomplished by toggling the timer flip-flop (TA1FF) periodically. The TA1FF state can be driven out to the TA1OUT pin. Both the TMRA0 and the TMRA1 can be used as square-wave generators. The following shows an example using the TMRA1.

Example: Generating square-wave output with a 1.2-µs period on the TA1OUT pin

Clocki	ng con	ditio	ns:						
	stem cl				Н	ligh	-spe	ed ()
•	gh-spee			year		0			, ,
-	scaler							(fp	ph = fsys)
	MSB						L	.SB	
	7	б	5	4	3	2	1	0	
TA01RUN	\leftarrow -	x	Х	Х	_	_	0	_	Stops and clears the TMRA1.
TA01MOD	\leftarrow 0	0	Х	Х	0	1	_	_	Selects 8-bit interval timer mode and
									φT1 as the clock source (which provides a μs resolution @fc = 40 MHz).
TA1REG	\leftarrow 0	0	0	0	0	0	1	1	Sets the time constant value in the TA1RE
									1.2 μ s ÷ ϕ T1 ÷ 2 = 3
TA1FFCR	<i>с</i> Х	Х	Х	Х	1	0	1	1	Clears the TA1FF to 0 and selects the TMF match-detect output as a toggle-trigger sigr
P7CR	\leftarrow -		_	_	_	_	1	_	Configures DZ1 as the TA10UT output his
P7FC	\leftarrow -	· _	-	_	_	_	1	_	Configures P71 as the TA1OUT output pin.
TA01RUN	\leftarrow -	x	Х	Х	_	1	1	_	Starts the TMRA1.




Figure 11.9 Square-Wave Generation (50% Duty Cycle)

(3) Using the TMRA0 Match-Detect Output as a Trigger for the TMRA1

Set the TMRA01 in 8-bit interval timer mode. Select the TMRA0 comparator match-detect output (TA0TRG) as the clock source for the TMRA1.




Figure 11.10 Using the TMRA0 Match-Detect Output as a Trigger for the TMRA1

/ww.DataSheet4U.com

11.4.2 16-Bit Interval Timer Mode

The TMRA0 and the TMRA1 are cascadable to form a 16-bit interval timer. The TMRA01 is put in 16-bit interval timer mode by programming the TA01M[1:0] field in the TA01MOD register to 01.

In 16-bit interval timer mode, the TMRA1 is clocked by the counter overflow output from the TMRA0. In this mode, the TA1CLK[1:0] bits in the TA01MOD register are don't-cares. The clock input to the TMRA0 can be selected from an external clock and one of three prescalar outputs (see Table 11.2).

Write the lower eight bits of a time constant value to the TAOREG and the upper eight bits to the TA1REG. Programming these registers should only be attempted when the timers are not running.

Example: Generating the INTTA1 interrupt at a 0.2-second interval (fc = 40 MHz)

Clocking conditions:	
System clock:	High-speed (fc)
High-speed clock gear:	\$1 (fc)
Prescaler clock:	fperiph/4 (fperiph = fsys)

Under the above conditions, ϕ T16 has a period of 3.2 µs @ 40 MHz. When ϕ T16 is used as the TMRA0 clock source, the required time constant value is calculated as follows:

 $0.2 \text{ s} \div 3.2 \ \mu\text{s} = 62500 = \text{H424H}$

Thus, the TA1REG is to be set to F4H and the TA0REG to 24H.

Every time the up-counter UC0 reaches the value in the TA0REG, the TMRA0 comparator generates a match-detect output, but the TMRA0 continues counting up. A match between the UC0 and the TA0REG does not cause an INTTA0 interrupt.

Every time the up-counter UC1 reaches the value in the TA1REG, the TMRA1 comparator generates a match-detect output. When the TMRA0 and TMRA1 match-detect outputs are asserted simultaneously, both the up-counters (UC0 and UC1) are reset to 00H and an interrupt is generated on INTTA1. Also, if so enabled, the timer flip-flop (TA1FF) is toggled.

Example: TA1REG = 04H and TA0REG = 80H




Figure 11.11 Timer Output in 16-Bit Interval Timer Mode

11.4.3 8-Bit Programmable Pulse Generation (PPG) Mode

The 8-bit PPG mode can be used to generate a square wave with any frequency and duty cycle, as shown below. The pulse can be high-going and low-going, as determined by the initial setting of the timer flip-flop (TA1FF). This mode is supported by the TMRA0, but not by the TMRA1. The square-wave output is driven to the TA1OUT pin (which is multiplexed with P71).




Figure 11.12 8-Bit PPG Output Waveform

In this mode, a square wave is generated by toggling the timer flip-flop (TA1FF). The TA1FF changes state every time a match is detected between the UC0 and the TA0REG and between the UC0 and the TA1REG.

The TA0REG must be set to a value less than the TA1REG value.

In this mode, the TMRA1 up-counter (UC1) can not be independently used; however, the TMRA1 must be put in a running state by setting the TA1RUN bit in the TA01RUN register to 1.

Figure 11.3 shows a functional diagram of 8-bit PPG mode.




Figure 11.13 Functional Diagram of 8-Bit PPG Mode

In 8-bit PPG mode, if the double-buffering function is enabled, the TA0REG value can be changed dynamically by writing a new value into the register buffer. Upon a match between the TA1REG and the UC0, the TA0REG latches a new value from the register buffer.

The TAOREG can be loaded with a new value upon every match, thus making it easy to generate a square wave with virtually any (and variable) duty cycle.




Figure 11.14 Register Buffer Operation

Example: Generating a 50-kHz square wave with a 25% duty cycle (fc = 40 MHz)



Clocking conditions:

System clock:High-speed (fc)High-speed clock gear:\$1 (fc)Prescaler clock:fperiph/4 (fperiph = fsys)

The time constant values to be loaded into the TA0REG and TA1REG are determined as follows:

A 50-kHz waveform has a period of 20 μ s. Under the above clocking conditions, ϕ T1 has a 0.2- μ s resolution (@fc = 40 MHz). When ϕ T1 is used as the timer clock source, the TA1REG should be loaded with:

 $20 \,\mu s \div 0.2 \,\mu s = 100 \,(64 \text{H})$

With a 25% duty cycle, the high pulse width is calculated as 20 μ s × 1/4 = 5 μ s. Thus, the TAOREG should be loaded with:

 $5 \ \mu s \div 0.2 \ \mu s = 25 \ (19H)$

	MSB						I	LSB	
	7	6	5	4	3	2	1	0	
TA01RUN	← 0	Х	Х	Х	_	0	0	0	Stops and clears the TMRA0.
TA01MOD	<i>←</i> 1	0	Х	Х	Х	Х	0	1	Selects 8-bit PPG mode and ϕ T1 as the clock
									source.
TAOREG	← 0	0	0	1	1	0	0	1	Writes 19H.
TA1REG	$\leftarrow 0$	1	1	0	0	1	0	0	Writes 64H.
TA1FFCR	$\leftarrow \ \mathtt{X}$	Х	Х	Х	0	1	1	Х	Sets the TA1FF to 1 and enables toggling.
					L				
									If these bits are set to 10, a low-going pulse is generated.
P7CR	\leftarrow –	_	_	_	_	_	1	_	J
P7FC	\leftarrow –	_	_	_	_	_	1	_	Configures P71 as the TA1OUT output pin.
TA01RUN	← 1	Х	Х	Х	-	1	1	1	Starts the TMRA0 and the TMRA1.
X = Don't care	ə, — = I	No cl	hang	je					

11.4.4 8-Bit PWM Generation Mode

The TMRA0 can be used as a pulse-width modulated (PWM) signal generator with up to 8 bits of resolution. This mode is supported by the TMRA0, but not by the TMRA1. The PWM signal is driven out on the TA1OUT pin (which is multiplexed with P71).

While the TMRA01 is in this mode, the TMRA1 is usable as an 8-bit interval timer. However, the TMRA0 match-detect output can not be used as a clock source for the TMRA1, and the timer output is not available for the TMRA1.

The timer flip-flop toggles when the up-counter (UC0) reaches the TA0REG value and when a 2^{n} -1 counter overflow occurs, where n is programmable to 6, 7 or 8 through the PWM[01:00] field in the TA01MOD register. The UC0 is reset to 00H upon a 2^{n} -1 overflow.

In 8-bit PWM generation mode, the following must be satisfied:

 $(TAOREG value) < (2^{n}-1 \text{ counter overflow value})$

(TA0REG value) $\neq 0$




Figure 11.15 8-Bit PWM Signal Generation

Figure 11.16 shows a functional diagram of 8-bit PWM generation mode.




Figure 11.16 Functional Diagram of 8-Bit PWM Generation Mode

In 8-bit PWM generation mode, if the double-buffering function is enabled, the TA0REG value (i.e., the duty cycle) can be changed dynamically by writing a new value into the register buffer. Upon a 2^{n} -1 counter overflow, the TA0REG latches a new value from the register buffer.

The TAOREG can be loaded with a new value upon every counter overflow, thus generating a PWM signal with variable duty cycle.





Figure11.17 Register Buffer Operation

Example: Generating a PWM signal as shown below on the TA1OUT pin (fc = 40 MHz)



Clocking conditions: System clock: High-speed (fc) High-speed clock gear: \$1 (fc) Prescaler clock: fperiph/4 (fperiph = fsys)

Under the above conditions, $\phi T1$ has a 0.2-µs period (@fc = 40 MHz).

 $25.4 \,\mu s \div 0.2 \,\mu s = 127$

which is equal to $2^7 - 1$.

 $14 \ \mu s \div 0.2 \ \mu s = 70 = 46 H$

Hence, the time constant value to be programmed into the TAOREG is 48H.

	MSB						I	SB	
	7	6	5	4	3	2	1	0	
TA01RUN	\leftarrow -	Х	Х	Х	_	_	_	0	Stops and clears the TMRA0.
TA01MOD	← 1	1	1	0	-	-	0	1	Selects 8-bit PWM mode (period = 2^7 –1) and ϕ T1 as the clock source.
TAOREG	← 0	1	0	0	0	1	1	0	Writes 46H.
TA1FFCR	← X	Х	Х	Х	1	0	1	Х	Clears the TA1FF to 0 and enables toggling.
P7CR P7FC	\leftarrow – \leftarrow –	-	_	_	_	_	1 1	_ }	Configures P71 as the TA1OUT output pin.
TA01RUN	<i>←</i> 1	Х	Х	Х	-	1	-	1	Starts the TMRA0.
X = Don't car	e, -=	No c	hang	je					

@fc = 40 MHz

	Peripheral	Clock Gear	Prescaler				P١	VM Peri	od		0.0	40 1011 12
	Clock Select	Value	Clock Source		2 ⁶ – 1			2 ⁷ – 1		2 ⁸ – 1		
	SPIECT SYSCR1. FPSEL	SYSCR1. GEAR[1:0]	SYSCR0. PRCK[1:0]	φT1	φT4	φT16	φT1	φT4	φT16	φT1	φT4	φT16
			00 (fperiph/4)	12.6 μs	50.4 μs	201.6 µs	25.4 μs	101.6 µs	406.4 µs	51 µs	204 µs	816 μs
		00 (fc)	01 (fperiph/2)	6.3 μs	25.2 μs	100.8 µs	12.7 μs	50.8 μs	203.2 μs	25.5 µs	102 μs	408 µs
			10 (fperiph)		12.6 μs	50.4 μs		25.4 μs	101.6 μs		51 µs	204 µs
		01 (fc/2)	00 (fperiph/4)	25.2 μs	100.8 μs	403.2 µs	50.8 µs	203.2 µs	812.8 μs	102 μs	408 µs	1632 µs
			01 (fperiph/2)	12.6 μs	50.4 μs	201.6 µs	25.4 μs	101.6 µs	406.4 μs	51 µs	204 µs	816 μs
	et4Ucom		10 (fperiph)		25.2 μs	100.8 µs		50.8 μs	203.2 μs		102 µs	408 µs
	0 (fgear)	10 (fc/4)	00 (fperiph/4)	50.4 μs	201.6 µs	806.4 μs	101.6 μs	406.4 µs	1626 µs	204 µs	816 µs	3264 µs
			01 (fperiph/2)	25.2 μs	100.8 μs	403.2 µs	50.8 μs	203.2 µs	812.8 μs	102 μs	408 µs	1632 μs
			10 (fperiph)		50.4 μs	201.6 µs		101.6 μs	406.4 μs		204 µs	816 µs
			00 (fperiph/4)	100.8 µs	403.2 µs	1613 μs	203.2 µs	812.8 μs	3251 μs	408 µs	1632 μs	6528 µs
		11 (fc/8)	01 (fperiph/2)	50.4 μs	201.6 µs	806.4 μs	101.6 μs	406.4 µs	1626 µs	204 µs	816 µs	3264 µs
			10 (fperiph)		100.8 μs	403.2 µs		203.2 µs	812.8 μs		408 µs	1632 µs
			00 (fperiph/4)	12.6 μs	50.4 μs	201.6 µs	25.4 μs	101.6 μs	406.4 μs	51 µs	204 µs	816 µs
		00 (fc)	01 (fperiph/2)	6.3 μs	25.2 μs	100.8 μs	12.7 μs	50.8 µs	203.2 μs	25.5 µs	102 μs	408 µs
			10 (fperiph)		12.6 μs	50.4 μs		25.4 μs	101.6 μs	_	51 µs	204 µs
			00 (fperiph/4)	12.6 μs	50.4 μs	201.6 µs	25.4 μs	101.6 µs	406.4 μs	51 µs	204 µs	816 µs
		01 (fc/2)	01 (fperiph/2)		25.2 μs	100.8 µs		50.8 μs	203.2 μs	_	102 μs	408 µs
	1 (fo)		10 (fperiph)		12.6 μs	50.4 μs		25.4 μs	101.6 μs	—	51 μs	204 µs
	1 (fc)		00 (fperiph/4)		50.4 μs	201.6 µs		101.6 μs	406.4 μs		204 µs	816 µs
		10 (fc/4)	01 (fperiph/2)		25.2 μs	100.8 µs		50.8 μs	203.2 μs	_	102 μs	408 µs
			10 (fperiph)	—	—	50.4 μs		—	101.6 µs	—	—	204 µs
			00 (fperiph/4)	_	50.4 μs	201.6 µs		101.6 µs	406.4 µs	—	204 µs	816 µs
		11 (fc/8)	01 (fperiph/2)		_	100.8 µs		_	203.2 µs	—	_	408 µs
			10 (fperiph)	_	_	50.4 μs	—	—	101.6 µs		—	204 µs

Table 11.3 PWM Period

Note 1: The prescaler's output clock ϕ Tn must be selected so that ϕ Tn < fsys/2 is satisfied.

Note 2: Do not change the clock gear value while the timer is running.

Note 3: The — character means "Don't use."

11.4.5 Operating Mode Summary

Table 11.4 shows the settings for the TMRA01 for each of the operating modes.

	Register		TA01	MOD		TA1FFCR
	Field	TA01M[1:0]	PWM[01:00]	TA1CLK[1:0]	TA0CLK[1:0]	TAFF1IS
.DataSheet4U.	Function	Interval Timer Mode	PWM Period	UC1 Clock Source	UC0 Clock Source	Timer Flip-Flop Toggle-Trigger
	8-Bit Timer × 2ch	00	—	Match output from UC0 φT1, φT16, φT256 (00, 01, 10, 11)	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	0: UC0 output 1: UC1 output
	16-Bit Timer Mode	01		_	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	_
	8-Bit PPG × 1ch	10		_	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	_
	8-Bit PWM × 1ch 8-Bit Timer × 1ch (Note)	11	$2^{6} - 1, 2^{7} - 1,$ $2^{8} - 1$ (01, 10, 11)	φT1, φT16, φT256 (01, 10, 11)	External clock,	PWM output

Table 11.4	Register	Settings	for Each	Operating	Mode
	register	ocungs		operating	Mouc

- = Don't care

Note: In 8-bit PWM generation mode, the UC1 can be used as an 8-bit timer. However, the match-detect output from the UC0 can not be used as a clock source for the UC1, and the timer output is not available for the UC1.

12. 16-Bit Timer/Event Counters (TMRBs)

The TMP1941AF has a 16-bit timer/event counter consisting of four identical channels (TMRB0–TMRB3). Each channel has the following three basic operating modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode

Each channel has the capture capability used to latch the value of the counter. The capture capability allows:

- Frequency measurement
- www.DataSheet4U.com Pulse-width measurement
 - Time difference measurement

Figure 12.1 to Figure 12.4 are block diagrams of the TMRB0 to TMRB3.

The main components of a TMRBn block are a 16-bit up-counter, two 16-bit timer registers (one of which is double-buffered), two 16-bit capture registers, two comparators, capture control logic, a timer flip-flop and its associated control logic.

Each channel is independently programmable and functionally equivalent except that the TMRB3 has no external clock/capture trigger inputs. Table 12.1 gives the pins and registers for the four channels. In the following sections, any references to the TMRB0 also apply to all the other channels.

		TMRB0	TMRB1	TMRB2	TMRB3
External Pins	External clock / Capture trigger inputs	TB0IN0 (Shared with P74) TB0IN1 (Shared with P75)	TB1IN0 (Shared with P80) TB1IN1 (Shared with P81)	TB2IN0 (Shared with P83) TB2IN1 (Shared with P84)	_
	Timer flip-flop output	TB0OUT0 (Shared with P76)	TB1OUT0 (Shared with P82)	TB2OUT (Shared with P85)	TB3OUT (Shared with P86)
	Timer Run register	TB0RUN (0xFFFF_F180)	TB1RUN (0xFFFF_F190)	TB2RUN (0xFFFF_F1A0)	TB3RUN (0xFFFF_F1B0)
	Timer Mode register	TB0MOD (0xFFFF_F182)	TB1MOD (0xFFFF_F192)	TB2MOD (0xFFFF_F1A2)	TB3MOD (0xFFFF_F1B2H
	Timer Flip-Flop Control register	TB0FFCR (0xFFFF_F183)	TB1FFCR (0xFFFF_F193)	TB2FFCR (0xFFFF_F1A3)	TB3FFCR (0xFFFF_F1B3)
		TB0RG0L (0xFFFF_F188) TB0RG0H (0xFFFF_F189)	TB1RG0L (0xFFFF_F198) TB1RG0H (0xFFFF_F199)	TB2RG0L (0xFFFF_F1A8) TB2RG0H (0xFFFF_F1A9)	TB3RG0L (0xFFFF_F1B8) TB3RG0H (0xFFFF_F1B9)
Registers (Addresses)	Timer registers	TB0RG1L (0xFFFF_F18A)	TB1RG1L (0xFFFF_F19A)	TB2RG1L (0xFFFF_F1AA)	TB3RG1L (0xFFFF_F1BA)
		TB0RG1H (0xFFFF_F18B)	TB1RG1H (0xFFFF_F19B)	TB2RG1H (0xFFFF_F1AB)	TB3RG1H (0xFFFF_F1BB)
		TB0CP0L (0xFFFF_F18C)	TB1CP0L (0xFFFF_F19C)	TB2CP0L (0xFFFF_F1AC)	TB3CP0L (0xFFFF_F1BC)
	Conturo registero	TB0CP0H (0xFFFF_F18D)	TB1CP0H (0xFFFF_F19D)	TB2CP0H (0xFFFF_F1AD)	TB3CP0H (0xFFFF_F1BD)
	Capture registers	TB0CP1L (0xFFFF_F18E)	TB1CP1L (0xFFFF_F19E)	TB2CP1L (0xFFFF_F1AE)	TB3CPIL (0xFFFF_FIBE)
		TB0CP1H (0xFFFF_F18F)	TB1CP1H (0xFFFF_F19F)	TB2CP1H (0xFFFF_F1AF)	TB3CPIH (0xFFFF_FIBF)

Table 12.1 Pins and Registers for the Four TMRBn Channels




Figure 12.1 TMRB0 Block Diagram




Figure 12.2 TMRB1 Block Diagram






Figure 12.3 TMRB2 Block Diagram




Figure 12.4 TMRB3 Block Diagram

12.2 Timer Components

12.2.1 Prescaler

The TMRB0 has a 5-bit prescalar that slows the rate of a clocking source to the counter. The prescalar clock source (ϕ T0) can be selected from fperiph, fperiph/2 and fperiph/4 by programming the PRCK[1:0] field of the SYSCR0 located within the CG. fperiph can be selected from fgear (geared clock) and fc (non-geared clock) by programming the FPSEL bit of the SYSCR1 located within the CG.

The TB0RUN bit in the TB0RUN register allows the enabling and disabling of the TMRB0 prescalar. A write of 1 to this bit starts the prescalar. A write of 0 to this bit clears and halts the prescalar.

Prescalar output taps can be divide-by-2 (ϕ T1), divide-by-8 (ϕ T4) and divide-by-32 (ϕ T16). Table 12.2 shows prescalar output clock resolutions (@fc = 32 MHz).

ww.DataSheet4U.com

				@fc	= 40 MHz
Peripheral Clock	Clock Gear Value	Prescaler Clock	Prescaler	Output Clock F	Resolution
Select SYSCR1.FPSEL	SYSCR1.GEAR[1:0]	Source SYSCR0.PRCK[1:0]		φT4	φT16
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)
	00 (fc)	01 (fperiph/2)	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)
		10 (fperiph)	_	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)
		00 (fperiph/4)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)
	01 (fc/2)	01 (fperiph/2)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)
		10 (fperiph)		fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)
0 (gear)		00 (fperiph/4)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8 μs)
	10 (fc/4)	01 (fperiph/2)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)
		10 (fperiph)		fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)
		00 (fperiph/4)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹⁰ (25.6 μs)
	11 (fc/8)	01 (fperiph/2)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8 μs)
		10 (fperiph)		fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)
	00 (fc)	01 (fperiph/2)	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)
		10 (fperiph)		fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)
		00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)
	01 (fc/2)	01 (fperiph/2)		fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)
1 (fc)		10 (fperiph)	_	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)
1 (10)		00 (fperiph/4)	_	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)
	10 (fc/4)	01 (fperiph/2)	_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)
		10 (fperiph)	_	_	fc/2 ⁵ (0.8 μs)
		00 (fperiph/4)		fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)
	11 (fc/8)	01 (fperiph/2)			fc/2 ⁶ (1.6 μs)
		10 (fperiph)	—		fc/2 ⁵ (0.8 μs)

Table 12.2 Prescaler Output Clock Resolutions

Note 1: The prescaler's output clock ϕ Tn must be selected so that the relationship ϕ Tn < fsys/2 is satisfied.

Note 2: Do not change the clock gear value while the timer is running.

Note 3: The — character means "Don't use."

12.2.2 Up-Counter (UC0)

The TMRB0 contains a 16-bit binary up-counter, which is driven by a clock selected by the TB0CLK[1:0] field in the TB0MOD register. The clock input to the UC0 is either one of three prescalar outputs (ϕ T1, ϕ T4, ϕ T16) or the external clock applied to the TB0IN0 pin. The clock input can be selected through the programming of the TB0CLK[1:0] field in the TB0MOD register.

The TBORUN bit in the TBORUN register is used to start the UC0 and to stop and clear the UC0. The UC0 is cleared to 0000H, if so enabled, when it reaches the value in the TBORG1H/L register. The TBOCLE bit in the TBOMOD register allows the user to enable and disable this clearing. If it is disabled, the UC0 acts as a free-running counter.

An overflow interrupt (INTTBOF0) is generated upon a counter overflow.

w.DataSheet4U.com

Note: Programming the TB0CLK[1:0] and TB0CLE bits in the TB0MOD register should only be attempted when the timer is not running.

12.2.3 Timer Registers (TB0RG0H/L and TB0RG1H/L)

Each timer channel has two 16-bit timer registers containing a time constant. When the up-counter reaches the time constant value in each timer register, the associated comparator block generates a match-detect signal.

Each of the timer registers (TB0RG0H/L, TB0RG1H/L) can be written with either a halfword-store instruction or a series of two byte-store instructions. When byte-store instructions are used, the low-order byte must be stored first, followed by the high-order byte. The 16-bit timer registers are often simply referred to as TB0RG0 and TB0RG1 without the H and L suffix.

One of the two timer registers, TB0RG0, is double-buffered. The double-buffering function can be enabled and disabled through the programming of the TB0RDE bit in the TB0RUN: 0=disable, 1=enable.


If double-buffering is enabled, the TB0RG0 latches a new time constant value from the register buffer. This takes place when a match is detected between the UC0 and the TB0RG1.

Upon reset, the contents of the TB0RG0 and TB0RG1 are undefined; thus, they must be loaded with valid values before the timer can be used. A reset clears the TB0RUN.TB0RDE bit to 0, disabling the double-buffering function. To use this function, the TB0RUN.TB0RDE bit must be set to 1 after loading the TB0RG0 and TB0RG1 with time constants. When TB0RUN.TB0RDE=1, the next time constant can be written to the register buffer.

Note 1: The TB0RG0 and the corresponding register buffer are mapped to the same address (0xFFFF_F188 thru 0xFFFF_F189). When TB0RUN.TB0RDE=0, a time constant value is written to both the TB0RG0 and the register buffer; when TB0RUN.TB0RDE=1, a time constant value is written only to the register buffer. Therefore, the double-buffering function should be disabled when writing an initial time constant to the timer register.

Note 2: Programming the TB0RDE bit should only be attempted when the timer is not running.

The following diagram shows the addresses of each timer register.




The Timer registers are write-only registers and cannot be read.

12.2.4 Capture Registers (TB0CP0H/L and TB0CP1H/L)

The capture registers are 16-bit registers used to latch the value of the up-counter (UC0).

Each of the capture registers can be read with either a halfword-load instruction or a series of two byte-load instructions. When byte-load instructions are used, the low-order byte must be read first, followed by the high-order byte. The 16-bit capture registers are often simply referred to as TBnCP and TBnCP1 without the H and L suffix.

The following diagram shows the addresses of each capture register.



TB3	CP0	TB3	CP1
8 high-order bits	8 low-order bits	8 high-order bits	8 low-order bits
0xFFFF_F1BD	0xFFFF_F1BC	0xFFFF_F1BF	0xFFFF_F1BE

The Capture registers are read-only registers and cannot be written by software.

12.2.5 Capture Control Logic

The capture control logic controls the capture of an up-counter (UC0) value into the capture registers (TB0CP0 and TB0CP1). The TB0CPM[1:0] field in the TB0MOD register selects a capture trigger input to be sensed by the capture control logic.

Futhermore, a counter value can be captured under software control; a write of 0 to the TB0MOD.TB0CP0 bit causes the current UC0 value to be latched into the TB0CP0. To use the capture capability, the prescalar must be running (i.e., TB0RUN.TB0PRUN=1).

Note 1: Reading the eight low-order bits of a capture register disables the capture capability. Reading the eight high-order bits thereafter re-enables the capture capability. The reading of a whole capture register should be completed during an interval between active transitions on the defined capture trigger input.
Note 2: Don't stop the timer after only reading the eight low-order bits of a capture register. If this is done, the capture capability continues to remain in the disabled state even after the timer is restarted.
Note 3: When the TB0IN0 pin is selected as a capture trigger input, it can not function as a timer clock source.

12.2.6 Comparators (CP0 and CP1)

The TMRB0 contains two 16-bit comparators. The CP0 block compares the output of the up-counter (UC0) with a time constant value in the TB0RG0. The CP1 block compares the output of the UC0 with a time constant value in the TB0RG1. When a match is detected, an interrupt (INTTB00/INTTB01) is generated.

12.2.7 Timer Flip-Flop (TB0FF0)

The timer flip-flop (TB0FF0) is toggled, if so enabled, upon assertion of match-detect signals from the comparators and latch signals from the capture control logic. The toggling of the TB0FF0 can be enabled and disabled through the programming of the TB0C1T1, TB0C0T1, TB0E1T1 and TB0E0T1 bits in the TB0FFCR register.

Upon reset, the TB0FF0 assumes an undefined state. The TB0FF0 can be initialized to 1 or 0 by writing 01 or 10 to the TB0FF0C[1:0] field in the TB0FFCR. A write of 01 to this field sets the TB0FF0; a write of 10 to this field clears the TB0FF0. Additionally, a write of 00 causes the TB0FF0 to be toggled to the opposite value.

The value of the TB0FF0 can be driven onto the TB0OUT pin, which is multiplxed with P76. The Port 7 registers (P7CR and P7FC) must be programmed to configure the P76/TB0OUT pin as TB0OUT.

Note: Programming the TB0FF0C[1:0] field should only be attempted when the timer is not running.

12.3 Register Description

		7	6	5	4	3	2	1	0
TBORUN	Name	TB0RDE	—	—	—	I2TB0	TB0PRUN	—	TBORUN
(0xFFFF_F180)	Read/Write	R/W	R/W	—	—	R/W	R/W	—	R/W
	Reset Value	0	0	—	—	0	0	—	0
	Function	Double Buffering 0: Disable 1: Enable	Must be written as 0.			IDLE 0: Off 1: On	Prescalar Run/Stop Control 0: Stop		Run/Stop Control 0: Stop & clear
							1: Run		1: Run

TMRB0 Run register

ww.DataSheet4U.com

I2TB0: Timer on/off in IDLE mode TB0PRUN: Prescaler TB0RUN: TMRB0

Note: Bits 1, 4 and 5 are read as undefined.

TMRB1 Run register

TB1RUN (0xFFFF_F190

		7	6	5	4	3	2	1	0
	Name	TB1RDE	—	—	—	I2TB1	TB1PRUN	—	TB1RUN
0)	Read/Write	R/W	R/W	—	_	R/W	R/W	_	R/W
	Reset Value	0	0			0	0	_	0
	Function	Double Buffering 0: Disable 1: Enable	Must be written as 0.			IDLE 0: Off 1: On	Prescalar Run/Stop Control 0: Stop 1: Run		Run/Stop Control 0: Stop & clear 1: Run

I2TB1: Timer on/off in IDLE mode TB1PRUN: Prescaler TB1RUN: TMBR1

Note: Bits 1, 4 and 5 are read as undefined.

Figure 12.5 Timer Run Registers

TMRB2 Run register

		7	6	5	4	3	2	1	0
TB2RUN	Name	TB2RDE	—	—	—	I2TB2	TB2PRUN	—	TB2RUN
(0xFFFF_F1A0)	Read/Write	R/W	R/W	—	—	R/W	R/W	—	R/W
	Reset Value	0	0	—	—	0	0	—	0
	Function	Double Buffering 0: Disable 1: Enable	Must be written as 0.			IDLE 0: Off 1: On	Prescalar Run/Stop Control 0: Stop 1: Run		Run/Stop Control 0: Stop & clear 1: Run

I2TB2: Timer on/off in IDLE mode **TB2PRUN:** Prescaler TB2RUN: TMRB2

Bits 1, 4 and 5 are read as undefined. Note:

TMRB3 Run register


TB3RUN	
(0xFFFF_	F1B0)

		7	6	5	4	3	2	1	0
	Name	TB3RDE	—	—	_	I2TB3	TB3PRUN	—	TB3RUN
))	Read/Write	R/W	R/W	—	—	R/W	R/W	—	R/W
	Reset Value	0	0	—	—	0	0	—	0
	Function	Double Buffering 0: Disable 1: Enable	Must be written as 0.			IDLE 0: Off 1: On	Prescalar Run/Stop Control 0: Stop 1: Run		Run/Stop Control 0: Stop & clear 1: Run


I2TB3: Timer on/off in IDLE mode **TB3PRUN: Prescaler** TB3RUN: TMRB3

Note: Bits 1, 4 and 5 are read as undefined.


Figure 12.6 Timer Run Registers











Figure

	0	Latches UC2 value into TB2CP0.
	1	Don't care
100 T		
12.9 H	MRB2	Mode Register






Figure 12.10 TMRB3 Mode Register



TMRB0 Timer Flip-Flop Control Register




to TB0FF0.



TMRB1 Timer Flip-Flop Control Register




to TB1FF0.



TMRB2 Timer Flip-Flop Control Register

Figure 12.13 TMRB2 Timer Flip-Flop Control Register

to TB2FF0.



TMRB3 Timer Flip-Flop Control Register

Figure 12.14 TMRB3 Timer Flip-Flop Control Register

to TB3FF0.

12.4 Operating Modes

12.4.1 16-Bit Interval Timer Mode

In the following example, the TMRB0 is used to accomplish periodic interrupt generation. The interval time is set in Timer Register 1 (TB0RG1), and the INTTB01 interrupt is enabled.

	_		7	6	5	4	3	2	1	0			
	TBORUN	\leftarrow	0	0	Х	Х	_	0	Х	0)	Stops the TMRB0.	
	IMC7LL	\leftarrow	Х	Х	1	1	0	0	0	0	}	Enables INTTB01, sets its priority level to 4 and disables	
	IMC7LH	\leftarrow	Х	Х	1	1	0	1	0	0	J	INTTB00.	
	TB0FFCR	\leftarrow	1	1	0	0	0	0	1	1		Disables the timer flip-flop toggle-trigger.	
	TB0MOD	\leftarrow	0	0	1	0	0	1	*	*		Selects a prescalar output clock as the timer clock source	
				(**	= ()1,	10	, 1	1)		and disables the capture function.	
com	TB0RG1	\leftarrow	*	*	*	*	*	*	*	*		Sets the interval time.	
			*	*	*	*	*	*	*	*		(16 bits)	
	TBORUN	\leftarrow	0	0	Х	Х	-	1	Х	1		Starts the TMRB0.	
	X = Don't care		I	No c	han	an							
		, -	- 1	100	man	ge							

12.4.2 16-Bit Event Counter Mode

This mode is used to count events by interpreting the rising edges of the external counter clock (TB0IN0) as events.

The up-counter (UC0) counts up on each rising clock edge. The counter value is be latched into a capture register under software control. To determine the number of events (i.e., cycles) counted, the value in the capture register must be read.

		7	6	5	4	3	2	1	0	
TB0RUN	\leftarrow	0	0	Х	Х	_	0	Х	0	Stops the TMRB0.
P7CR	\leftarrow	_	_	-	0	-	-	-	-]	Configures the D74 nin for input mode
P7FC	\leftarrow	_	_	_	1	_	_	_	_	Configures the P74 pin for input mode.
IMC7LL	\leftarrow	Х	Х	1	1	0	0	0	0]	Enables (NITTRO1 /interrupt love) 4) and dischlos (NITTRO0
IMC7LH	\leftarrow	Х	Х	1	1	0	1	0	0 \	Enables INTTB01 (interrupt level = 4) and disables INTTB00.
TB0FFCR	\leftarrow	1	1	0	0	0	0	1	1	Disables the timer flip-flop toggle-trigger.
TB0MOD	\leftarrow	0	0	1	0	0	1	0	0	Selects the TB0IN0 input as the timer clock source.
TB0RG1	\leftarrow	*	*	*	*	*	*	*	*	Sets a count value (16 bits).
TB0RUN	\leftarrow	0	0	Х	Х	_	1	Х	1	Starts the TMRB0.
X = Don't care	Э,	-=	No c	han	ge					


Note: Even when the timer is used for event counting, the prescaler must be programmed to run (i.e., the TB0RUN.TB0PRUN bit must be set to 1).

12.4.3 16-Bit Programmable Pulse Generation (PPG) Mode

The 16-bit PPG mode can be used to generate a square wave with any frequency and duty cycle. The pulse can be high-going and low-going, as determined by the initial setting of the timer flip-flop (TB0FF0).

A square wave is generated by toggling the timer flip-flop every time the up-counter UC0 reaches the values in each timer register (TB0RG0 and TB0RG1). The square-wave output is driven to the TB0OUT pin. In this mode, the following relationship must be satisfied:

(TB0RG0 value) < (TB0RG1 value)



Note: Stop the timer when changing the duty cycle in PPG mode. (Don't use the double-buffering function for this purpose.)




Figure 12.16 shows a functional diagram of 16-bit PPG mode.



The following is an example of running the timer in 16-bit PPG mode.

		7	6	5	4	3	2	1	0		
TBORUN	\leftarrow	0	0	Х	Х	-	0	Х	0	Disables the TB0RG0 double-buffering and stops the TMRB0.	
TB0RG0	\leftarrow	*	*	*	*	*	*	*	*	Defines the duty cycle (16 bits).	
TB0RG1	\leftarrow	*	*	*	*	*	*	*	*	Defines the cycle period (16 bits).	
TB0FFCR	\leftarrow	Х	Х	0	0	1	1	1	0	Toggles the TB0FF0 when a match is detected between UC0 and TB0RG0 and between UC0 and TB0RG1. Initially clears the TB0FF0 to 0.	,
TBOMOD	\leftarrow	0	0	1 (**	0 = (0 01,	1 10	* , 1	*	Selects a prescaler output clock as the timer clock source and disables the capture function.	
P7CR	\leftarrow	_	1	_	_	_	_	_	_	Configures the P76 pin as TB1OUT.	
P7FC	\leftarrow	-	1	-	-	-	-	-	-	$\int Configures the P76 pin as TBTOOT.$	
TBORUN	\leftarrow	1	0	Х	Х	-	1	Х	1	Starts the TMRB0.	
	~		ام ما		~						

X = Don't care, - = No change

12.4.4 Timing and Measurement Functions Using the Capture Capability

The capture capability of the TMRBn provides versatile timing and measurement functions, including the following:

- One-shot pulse generation using an external trigger pulse
- Frequency measurement
- Pulse width measurement
- Time difference measurement
- (1) One-Shot Pulse Generation Using an External Trigger Pulse

The TMRBn can be used to produce a one-time pulse as follows.

The 16-bit up-counter (UC0) is programmed to function as a free-running counter, clocked by one of the prescalar outputs. The TB0IN0 pin is used as an active-high external trigger pulse input for latching the counter value into Capture Register 0 (TB0CP0).

The TB0IN0 pin is shared with P74 and INT5. The Interrupt Controller (INTC) must be programmed to generate an INT5 interrupt upon detection of a rising edge on the TB0IN0/INT5 pin. A one-shot pulse has a delay and width controlled by the values stored in the timer registers (TB0RG0 and TB0RG1). Programming the TB0RG0 and TB0RG1 is the responsibility of the INT5 interrupt handler. The TB0RG0 is loaded with the sum of the TB0CP0 value (c) plus the pulse delay (d) – i.e., (c) + (d). The TB0RG1 is loaded with the sum of the TB0RG0 value plus the pulse width (p) – i.e., (c) + (d) + (p).

Next, the TB0E1T1 and TB0E0T1 bits in the Timer Flip-Flop Control register (TB0FFCR) are set to 11, so that the timer flip-flop (TB0FF0) will toggle when a match is detected between the UC0 and the TB0RG0 and between the UC0 and the TB0RG1. With the TB0FF0 toggled twice, a one-shot pulse is produced. Upon a match between the UC0 and the TB0RG1, the TMRB0 generates the INTTB01 interrupt, which must disable the toggle-trigger for the TB0FF0.

Figure 12.17 depicts one-shot pulse generation, with annotations showing (c), (d) and (p).




Figure 12.17 One-Shot Pulse Generation (with a Delay)

ww.DataSheet4U.com

Example: Generating a one-shot pulse with a width of 2 ms and a delay of 3 ms on assertion of an external trigger pulse on the TB0IN0 pin

Clocking conditions:	
System clock:	High-speed (fc)
High-speed clock gear:	×1 (fc)
Prescaler clock:	fperiph/4 (fperiph = fsys)

Settings in the main routine

	7	6	5	4	3	2	1	0	Places the counter in free-running mode.
TB0MOD	$\leftarrow \mathbf{X}$	х	1	0	1	0	0	1	Selects
TB0FFCR	← X	х	0	0	0	0	1	0	Latches UC0 value into TB0CP0 at rising edges of the TB0IN0 input.
							L		→ Clears TB0FF0 to 0.
				L					Disables the toggle-trigger for TB0FF0.
P7CR	\leftarrow -	1	-	_	_	_	_	_	Configurate the DZG air on TD10UT
P7FC	\leftarrow –	1	-	-	-	-	-	-	Configures the P76 pin as TB1OUT.
IMC2HL	\leftarrow X	х	1	1	0	1	0	0)
IMC7LL	\leftarrow X	Х	1	1	0	0	0	0	Enables INT5 and disables INTTB00 and INTTB01.
IMC7LH	\leftarrow X	Х	1	1	0	0	0	0	J
TBORUN	\leftarrow -	0	Х	Х	-	1	Х	1	Starts the TMRB0.

Settings in INT5

TB0RG0	← TB0CP0 + 3ms/φT1	
TB0RG1	← TBORGO + 2ms/φT1	
TBOFFCR	\leftarrow X X 1 1 Enables the TB0FF0 toggle-trigger for TB0RG0 and	1
	TB0RG1 matches.	
IMC7LH	$\leftarrow X X 1 1 0 1 0 0 $ Enables INTTB01.	

Settings in INTTB01

TBOFFCR	\leftarrow	Х	Х	-	-	0	0	_	_	Disables the TB0FF0 toggle-trigger for TB0RG0 and TB0RG1 matches.
IMC7LH	\leftarrow	Х	Х	1	1	0	0	0	0	Disables INTTB01.
X = Don't care,	-=	Nc	o cha	ange	;					

If no delay is necessary, enable the TB0FF0 toggle-trigger for a capture of the UC0 value into the TB0CP0. Use the INT5 interrupt to load the TB0RG1 with a sum of the TB0CP0 value (c) plus the pulse width (p) and to enable the TB0FF0 toggle-trigger for a match between the UC0 and TB0RG1 values. A match generates the INTTB01 interrupt, which then is to disable the TB0FF0 toggle-trigger.




Figure 12.18 One-Shot Pulse Generation (without a Delay)

(2) Frequency Measurement

The capture function can be used to measure the frequency of an external clock. Frequency measurement requires a 16-bit TMRBn channel running in event counter mode and the 8-bit TMRA01. The timer flip-flop (TA1FF) in the TMRA01 is used to define the duration during which a measurement is taken.

Select the TB0IN0 pin as the clock source for the TMRB0. Set the TB0CPM[1:0] field in the TB0MOD to 11 to select the TA1FF output signal from the TMRA01 as a capture trigger input. This causes the TMRB0 to latch the 16-bit up-counter (UC0) value into Capture Register 0 (TB0CP0) on the low-to-high transition of the TA1FF and into Capture Register 1 (TB0CP1) on the next high-to-low transition of the TA1FF.

Either the INTTA0 or INTTA1 interrupt generated by the 8-bit timer can be used to make a frequency calculation.




Figure 12.19 Frequency Measurement

For example, if the TA1FF of the 8-bit timer is programmed to be at logic 1 for a period of 0.5 seconds and the difference between the values captured into the TB0CP0 and TB0CP1 is 100, then the TB0IN0 frequency is calculated as $100 \div 0.5 \text{ s} = 200 \text{ Hz}$.

(3) Pulse Width Measurement

The capture function can be used to measure the pulse width of an external clock. The external clock is applied to the TB0IN0 pin. The up-counter (UC0) is programmed to operate as a freerunning counter, clocked by one of the prescalar outputs. The capture function is used to latch the UC0 value into Capture Register 0 (TB0CP0) at the clock rising edge and into Capture Register 1 (TB0CP1) at the next clock falling edge. The TB0IN0 input is shared with the INT5 input; the Interrupt Controller (INTC) is to be programmed to generate the INT5 interrupt at the falling edge of the TB0IN0 input.

Multplying the counter clock period by the difference between the values captured into the TB0CP0 and TB0CP1 gives the high pulse width of the TB0IN0 clock.

For example, if the prescalar output clock has a period of 0.5 µs and the difference between the TB0CP0 and TB0CP1 is 100, the high pulse width is calculated as $0.5 \ \mu s \times 100 = 50 \ \mu s$.




Figure 12.20 Pulse Width Measurement

The low pulse width can be measured by the second INT5 interrupt. This is accomplished by multiplying the counter clock period by the difference between the TB0CP0 value at the first C2 and the TB0CP1 value at the second C1.

(4) Time Difference Measurement

The capture function can be used to measure the time difference between two event occurrences. The 16-bit up-counter (UC0) is programmed to operate as a free-running counter. The UC0 value is latched into Capture Register 0 (TB0CP0) on the rising edge of TB0IN0. The TB0IN0 pin is shared with INT5; the Interrupt Controller (INTC) is to be programmed to generate the INT5 interrupt at this time.

Then, the UC0 value is latched into Capture Register 1 (TB0CP1) on the rising edge of TB0IN1. The TB0IN1 pin is shared with INT6; the INTC is to be programmed to generate the INT6 interrupt at this time.

The time difference between the two events that occurred on the TB0IN0 and TB0IN1 pins is calculated by multiplying the counter clock period by the difference between the TB0CP1 and TB0CP0 values.




Figure 12.21 Time Difference Measurement

ww.DataSheet4U.com

13. Serial I/O (SIO)

The TMP1941AF serial I/O contains four channels named SIO0, SIO1, SIO3 and SIO4 (there is not SIO2). The SIO0 and SIO1 provide Universal Asynchronous Receiver/Transmitter (UART) mode and synchronous I/O Interface mode. The SIO2 and SIO3 provide only UART mode.

- I/O Interface Mode
 - Mode 0: Transmits/receives a serial clock (SCLK) as well as data streams for a synchronous clock mode of operation.
- UART mode

Mode 1: 7 data bits

Mode 2: 8 data bits

Mode 3: 9 data bits

In Mode 1 and Mode 2, each character can include a parity bit. In Mode 3, an SIO channel operates in a wakeup mode for multidrop applications in which a master station is connected to several slave stations through a serial link.


Figure 13.2 to Figure 13.5 are block diagrams of each SIO channel. The main components of an SIO channel are a clock prescalar, a serial clock generator, a receive buffer, a receive controller, a transmit buffer and a transmit controller.

Each SIO channel is independently programmable, and functionally equivalent with a few exceptions listed below. In the following sections, any references to the SIO0 also apply to the other channels.


	SIO0	SIO1	SIO3	SIO4
Pins Used	TXD0 (P90) RXD0 (P91) CTS0 /SCLK0 (P92)	TXD1 (P93) RXD1 (P94) CTS1/SCLK1 (P95)	TXD3 (P70) RXD3 (P71)	TXD4 (P72) RXD4 (P73)
I/O Interface Mode	Available	Available	Not available	Not available

 Table 13.1 Differences Between the SIO Channels

• Mode 0 (I/O Interface Mode)




• Mode 1 (7-Bit UART Mode)




/ww.DataSheet4U.com

• Mode 2 (8-Bit UART Mode)



• Mode 3 (9-Bit UART Mode)



1: Address character (select code) 0: Data character

Figure 13.1 Data Formats

13.1 Block Diagrams




Figure 13.2 SIO0 Block Diagram




Figure 13.3 SIO1 Block Diagram




Figure 13.4 SIO3 Block Diagram




Figure 13.5 SIO4 Block Diagram

13.2 SIO Components

13.2.1 Prescaler

The SIO0 has a 6-bit prescalar that slows the rate of a clocking source to the serial clock generator. The prescalar clock source (ϕ T0) can be selected from fperiph, fperiph/2 and fperiph/4 by programming the PRCK[1:0] field of the SYSCR0 located within the CG. fperiph can be selected from fgear (geared clock) and fc (non-geared clock) by programming the FPSEL bit of the SYSCR1 located within the CG.

The serial clock is selectable from several clocks; the prescalar is only enabled when the baud rate generator output clock is selected as a serial clock. Table 13.2 shows prescalar output clock resolutions (@fc = 32 MHz).

ww.DataSheet4U.com

Table 13.2	Prescaler	Output	Clock	Resolutions
------------	-----------	--------	-------	-------------

Clock Gear Value	Prescaler Clock									
Value		Prescaler Output Clock Resolution								
SYSCR1. GEAR[1:0]	Source SYSCR0.PRCK[1:0]	φTO	φΤ2	φT8	φT32					
	00 (fperiph/4)	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)					
00 (fc)	01 (fperiph/2)		fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)					
	10 (fperiph)		fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)					
	00 (fperiph/4)	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8 μs)					
01 (fc/2)	01 (fperiph/2)	_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)					
	10 (fperiph)	_	fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)					
	00 (fperiph/4)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹⁰ (25.6µs)					
10 (fc/4)	01 (fperiph/2)	_	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8 μs)					
	10 (fperiph)		fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)					
	00 (fperiph/4)	fc/2⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8µs)	fc/2 ¹¹ (51.2µs)					
11 (fc/8)	01 (fperiph/2)	_	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)	fc/2 ¹⁰ (25.6µs)					
	10 (fperiph)		fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)	fc/2 ⁹ (12.8μs)					
00 (fc)	00 (fperiph/4)	fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)					
	01 (fperiph/2)		fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)					
	10 (fperiph)		fc/2 ² (0.1 μs)	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)					
	00 (fperiph/4)	—	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)					
01 (fc/2)	01 (fperiph/2)		fc/2 ³ (0.2 μs)	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)					
	10 (fperiph)	_	—	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)					
	00 (fperiph/4)	—	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)					
10 (fc/4)	01 (fperiph/2)	_	—	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)					
	10 (fperiph)		_	fc/2 ⁴ (0.4 μs)	fc/2 ⁶ (1.6 μs)					
	00 (fperiph/4)		—	fc/2 ⁶ (1.6 μs)	fc/2 ⁸ (6.4 μs)					
11 (fc/8)	01 (fperiph/2)		_	fc/2 ⁵ (0.8 μs)	fc/2 ⁷ (3.2 μs)					
	10 (fperiph)	_	_		fc/2 ⁶ (1.6 μs)					
	00 (fc) 01 (fc/2) 10 (fc/4) 11 (fc/8) 00 (fc) 01 (fc/2) 10 (fc/4)	00 (fperiph/4) 00 (fperiph/2) 10 (fperiph/2) 10 (fperiph/2) 01 (fperiph/2) 01 (fperiph/2) 10 (fperiph/2)	00 (fperiph/4) fc/2² (0.1 μs) 00 (fc) 01 (fperiph/2) 10 (fperiph/2) 10 (fperiph/2) 00 (fperiph/4) fc/2³ (0.2 μs) 01 (fc/2) 01 (fperiph/2) 10 ($\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $					

Note 1: The prescaler's output clock ϕ Tn must be selected so that the relationship ϕ Tn < fsys/2 is satisfied.

Note 2: Do not change the clock gear value while the timer is running.

Note 3: The — character means "Don't use."

Prescalar output taps can be divide-by-1 (ϕ T0), divide-by-4 (ϕ T2), divide-by-16 (ϕ T8) and divide-by-64 (ϕ T32).

13.2.2 Baud Rate Generator

(1) Baud Rate Generator Configuration

The frequency used to transimit and receive data through the SIO0 is derived from the baud rate generator. The clock source for the baud rate generator can be selected from the 6-bit prescalar outputs (ϕ T0, ϕ T2, ϕ T8, ϕ T32) through the programming of the BR0CK[1:0] field in the BR0CR.

The baud rate generator contains a clock divider that can divide the selected clock by 1, n + (m / 16), or 16 (where n is an integer between 2 and 15, and m is an integer between 0 and 15). The clock divisor is programmed into the BR0ADDE and BR0S[3:0] bits in the BR0CR and the BR0K[3:0] bits in the BR0ADD.

- UART Mode
 - a. When BR0CR.BR0ADDE = 0

When the BR0CR.BR0ADDE bit is cleared, the BR0ADD.BR0K[3:0] field has no meaning or effect. In this case, the baud rate generator input clock is divided down by a value of N (1 to 16) programmed in the BR0CR.BR0S[3:0] field.

b. When BR0CR.BR0ADDE = 1

Setting the BR0CR.BR0ADDE bit enables the N + (16 - K) / 16 clock division function. The baud rate generator input clock is divided down according to the value of N (2 to 15) programmed in the BR0CR.BR0S[3:0] field and the value of K (1 to 15) programmed in the BR0ADD.BR0K[3:0] field.

Note: Setting N to 0 or 16 disables the N + (16 – K) / 16 clock division function. When N = 0 or 16, the BR0CR.BR0ADDE bit must be cleared.

• I/O Interface Mode

I/O Interface mode can not utilize the N + (16 - K) / 16 clock division function. The BR0CR.BR0ADDE must be cleared, so the baud rate generator input clock is divided down by a value of N (1 to 16) programmed in the BR0CR.BR0S[3:0] field.

(2) Baud Rate Calculations

UART Mode

Baud Rate = $\frac{\text{baud rate generator input clock}}{\text{baud rate generator divisor}} \div 16$

When the clock input to the baud rate generator is 8-MHz ϕ T0, the maximum baud rate is 500 kbps (with no clock division by the baud rate generator).

The baud rate generator can by bypassed if the user wants to use the fsys/2 clock as a serial clock. In this case, the maximum baud rate is 1 Mbps @fsys = 32 MHz.

• I/O Interface Mode

Baud Rate = $\frac{\text{baud rate generator input clock}}{\text{baud rate generator divisor}} \div 2$

When the clock input to the baud rate generator is 8-MHz ϕ T0, the maximum baud rate is 2 Mbps (with the clock divided by 2 by the baud rate generator).

(3) Calculation Examples

Integral Clock Division (Divide-by-N) fperiph = 24.576-MHz fc φT0 = fperiph/4 Baud rate generator input clock: φT2 Clock divisor N (BR0CR.BR0S[3:0]) = 10 BR0CR.BR0ADDE = 0

Clocking conditions

System clock:High-speed (fc)High-speed clock gear:1 (fc)Prescaler clock:fperiph/4 (fperiph = fsys)

The baud rate is determined as follows:

Baud Rate = $\frac{fc/16}{10} \div 16$

 $= 24.576 \times 10^6 \div 16 \div 10 \div 16 = 9600$ (bps)

Note: Clearing the BR0CR.BR0ADDE bit to 0 disables the N + (16 – K) / 16 clock division function. At this time, the BR0ADD.BR0K[3:0] field is ignored.

 N + (16 – K) / 16 Clock Division (UART mode only) fperiph = 19.2-MHz fc φT0 = fperiph/4 Baud rate generator input clock: φT2 N (BR0CR.BR0S[3:0]) = 7 K (BR0ADD.BR0K[3:0]) = 3 BR0CR.BR0ADDE = 1

Clocking conditions

System clock:High-speed (fc)High-speed clock gear:1 (fc)Prescaler clock:fperiph/4 (fperiph = fsys)

The baud rate is determined as follows:

Baud Rate = $\frac{\text{fc}/16}{7 + \frac{(16 - 3)}{16}} \div 16$ = $19.2 \times 10^6 \div 16 \div (7 + \frac{13}{16}) \div 16 = 9600 \text{ (bps)}$

Table 13.3 and Table 13.4 show the UART baud rates obtained with various combinations of clock inputs and clock divisor values.

(4) Using an External Clock as a Serial Clock

The SIO0 and SIO1 can use an external clock as a serial clock, bypassing the baud rate generator. When an external clock is used, the baud rate is determined as shown below.

• UART Mode

Baud Rate = external clock input \div 16

The external clock period must be greater than or equal to 4/fsys. Therefore, when fsys = 40 MHz, the maximum baud rate is 625 kbps ($40 \div 4 \div 16$).

www.DataSheet4U.com

I/O Interface Mode

•

Baud Rate = external clock input clock

The external clock period must be greater than 16/fsys. Therefore, when fsys = 40 MHz, the maximum baud rate is 2.5 Mbps (40 ÷16). For the timing parameters, refer to Section 18.6, *Serial Channel Timing*.

When the baud rate generator is used and BR0CR.BR0ADDE = 0 Unit: kbps						
	Divisor N	Baud	Clock			
fc (MHz)	Divisor N (Programmed in BR0CR.BR0S[3:0])	φT0 (fc/4)	φT2 (fc/16)	φT8 (fc/64)	φT32 (fc/256)	
19.6608	1	307.200	76.800	19.200	4.800	
	2	153.600	38.400	9.600	2.400	
	4	76.800	19.200	4.800	1.200	
	8	38.400	9.600	2.400	0.600	
	0	19.200	4.800	1.200	0.300	
24.576	5	76.800	19.200	4.800	1.200	
	A	38.400	9.600	2.400	0.600	
29.4912	1	460.800	115.200	28.800	7.200	
	2	230.400	57.600	14.400	3.600	
	3	153.600	38.400	9.600	2.400	
	4	115.200	28.800	7.200	1.800	
	6	76.800	19.200	4.800	1.200	
	С	38.400	9.600	2.400	0.600	

Table 13.3 UART Baud Rate Selection

Table 13.4 UART Baud Rate Selection

When the TMRA0 timer trigger output is used and the TMRA0 input clock is ϕ T1 Unit: kbps

	fc (MHz)								
TA0REG0	29.4912	24.576	24	19.6608	16	12.288			
1H	230.4	192	187.5	153.6	125	96			
2H	115.2	96	93.75	76.8	62.5	48			
ЗH	76.8	64	62.5	51.2	41.67	32			
4H	57.6	48	46.88	38.4	31.25	24			
5H	46.08	38.4	37.5	30.72	25	19.2			
6H	38.4	32	31.25	25.6	20.83	16			
8H	28.8	24	23.44	19.2	15.63	12			
AH	23.04	19.2	18.75	15.36	12.5	9.6			
10H	14.4	12	11.72	9.6	7.81	6			
14H	11.52	9.6	9.38	7.68	6.25	4.8			

Note 2: This table assumes: fsys = fc, clock gear = fc/1, and prescaler clock source = fperiph/4

When the 8-bit timer TMRA0 is used to generate a serial clock, the baud rate is determined by the following equation:

Baud Rate =
$$\frac{\text{clock frequency selected by SYSCR0.PRCK[1:0]}}{\text{TAOREG} \times 2 \times 16}$$

 \square When the TMRA0 clock source is ϕ T1.

ww.DataSheet4U.com

13.2.3 Serial Clock Generator

This block generates a basic clock (SIOCLK) that controls the transimit and receive circuit.

• I/O Interface Mode

When the SCLK0 pin is configured as an output by clearing the SC0CR.IOC bit to 0, the output clock from the baud rate generator is divided by two to generate the SIOCLK clock. When the SCLK0 pin is configured as an input by setting the SC0CR.IOC bit to 1, the external SCLK0 clock is used as the SIOCLK clock; the SC0CR.SCLKS bit determines the active clock edge.

• UART Mode

The SIOCLK clock is selected from a clock produced by the baud rate generator, the system clock (fsys/2), the trigger output signal from the 8-bit timer TMRA0, and the external SCLK0 clock, according to the setting of the SC0MOD0.SC[1:0] field.

13.2.4 Receive Counter

The receive counter is a 4-bit binary up-counter used in UART mode. This counter is clocked by SIOCLK. The receiver utilizes 16 clocks for each received bit, and oversamples each bit three times around their center (with 7th to 9th clocks). The value of a bit is determined by voting logic which takes the value of the majority of three samples. For example, if the three samples of a bit are 1, 0 and 1, then that bit is interpreted as a 1; if the three samples of a bit are 0, 0 and 1, then that bit is interpreted as a 0.

13.2.5 Receive Controller

• I/O Interface Mode

If the SCLK0 pin is configured as an output by clearing the SC0CR.IOC bit to 0, the receive controller samples the RXD0 input at the rising edge of the shift clock driven out from the SCLK0 pin. If the SCLK0 pin is configured as an input by setting the SC0CR.IOC bit to 1, the receive controller samples the RXD0 input at either the rising or falling edge of the SCLK0 clock, as programmed in the SC0CR.SCLKS bit.

UART Mode

The receive controller contains the start bit detection logic. Once a valid start bit is detected, the receive controller begins sampling the incoming data streams. The start bit, each data bit and the stop bit are sampled three times for 2-of-3 majority voting.

13.2.6 Receive Buffer

The receive buffer is double-buffered to prevent overrun errors. Received data is serially shifted bit by bit into Receive Buffer 1. When a whole character (i.e., 7 or 8 bits, as programmed) is loaded into Receive Buffer 1, it is transferred to Receive Buffer 2 (SC0BUF), and a receive-done interrupt (INTRX0) is generated.

• I/O Interface Mode

The double-buffer structure can be used in full-duplex mode, but not in half-duplex mode. For details, refer to Section 13.4.

UART Mode


The CPU reads a character from Receive Buffer 2 (SC0BUF). Receive Buffer 1 can accept a new character through the RXD0 pin before the CPU picks up the previous character in Receive Buffer 2. However, the CPU must read Receive Buffer 2 before Receive Buffer 1 is filled with a new character. Otherwise, an overrun error occurs, causing the character previouly in Receive Buffer 1 to be lost. Even in that case, the contents of Receive Buffer 2 and the SC0CR.RB8 bit are preserved.


The SCOCR.RB8 bit holds the parity bit for an 8-bit UART character and the most-significant bit (i.e., address/data flag) bit for a 9-bit UART character.

In 9-bit UART mode, the receiver wake-up feature allows the slave station in a multidrop system to wake up whenever an address character is received. Setting the SCOMOD0.WU bit enables the wake-up feature. When the SCOCR.RB8 bit has received an address/data flag bit set to 1, the receiver generates the INTRX0 interrupt.

13.2.7 Transmit Counter

The transmit counter is a 4-bit binary up-counter used in UART mode. Like the receive counter, the transmit counter is also clocked by SIOCLK. The transmitter generates a transmit clock (TXDCLK) pulse every 16 SIOCLK pulses.





13.2.8 Transmit Controller

• I/O Interface Mode

If the SCLK0 pin is configured as an output by clearing the SCOCR.IOC bit to 0, the transimit controller shifts out each bit in the transmit buffer to the TXD0 pin at the rising edge of the shift clock driven out on the SCLK0 pin. If the SCLK0 pin is configured as an input by setting the SCOCR.IOC bit to 1, the transmit controller shifts out each bit in the transmit buffer to the TXD0 pin at either the rising or falling edge of the SCLK0 input, as programmed in the SCOCR.SCLKS bit.

UART Mode

Once the CPU loads a character into the transmit buffer, the transmit controller begins transmission at the next rising edge of TXDCLK, producing a transmit shift clock (TXDSFT).

ww.DataSheet4U.com

<u>Handshaking</u>

The SIO0 and SIO1 have the clear-to-send ($\overline{\text{CTS}}$) pin. If the $\overline{\text{CTS}}$ operation is enabled, the $\overline{\text{CTS}}$ input must be low in order for the character to be transmitted. This feature can be used for flow control to prevent overrun in the receiver. The SCOMOD.CTSE bit enables and disables the $\overline{\text{CTS}}$ operation.

If the $\overline{\text{CTS}}$ pin goes high in the middle of a transmission, the transmit controller stops transmission upon completion of the current character until $\overline{\text{CTS}}$ again goes low. If so enabled, the transmit controller generates the INTTX0 interrupt to notify the CPU that the transmit buffer is empty. After the CPU loads the next character into the transmit buffer, the transmit controller remains in idle state until it detects $\overline{\text{CTS}}$ going low.

Although the SIO0 and SIO1 do not have the $\overline{\text{RTS}}$ pin, any general-purpose port pins can serve as the $\overline{\text{RTS}}$ pin. The receiving device uses the $\overline{\text{RTS}}$ output to control the $\overline{\text{CTS}}$ input of the transmitting device. Once the receiving device has received a character, $\overline{\text{RTS}}$ should be set to high in the received done interrupt handler to temporarily stop the transmitting device from sending the next character. This way, the user can easily implement a two-way handshake protocol.




Figure 13.7 Handshaking Signals




Figure 13.8 Clear-To-Send (CTS) Signal Timing

ww.DataSheet4U.com

13.2.9 Transmit Buffer

Once the CPU loads a character into the transmit buffer (SC0BUF), it is shifted out on the TXD0 output, with the least-significant bit first, clocked by the transmit shift clock from the transmit controller. When the transmit buffer is empty and ready to be loaded with the next character, the INTTX0 interrupt is generated to the CPU. A character can not be written to the transmit buffer in the middle of a transmission.

13.2.10 Parity Controller

For transmit operations, setting the SCOCR.PE enables parity generation in 7- and 8-bit UART modes. The SCOCR.EVEN bit selects either even or odd parity.

If enabled, the parity controller automatically generates parity for the character in the transmit buffer (SC0BUF). In 7-bit UART mode, the TB7 bit in the SC0BUF holds the parity bit. In 8-bit UART mode, the TB8 bit in the SC0MOD holds the parity bit. The parity bit is set after the character has been transmitted. The SC0CR.PE and SC0CR.EVEN bits must be programmed prior to a write to the transmit buffer.

For receive operations, the parity controller automatically computes the expected parity when a character in Receive Buffer 1 is transferred to Receive Buffer 2 (SC0BUF). The received parity bit is compared to the SC0BUF.RB7 bit in 7-bit UART mode and to the SC0CR.RB8 bit in 8-bit UART mode. If a character is received with incorrect parity, the SC0CR.PERR bit is set.

13.2.11 Error Flags (UART mode only)

The SCOCR has the following error flag bits that indicate the status of the received character for improved data reception reliability.

• Overrun error (OERR)

An overrun error is reported if all bits of a new character are received into Receive Buffer 1 when Receive Buffer 2 (SC0BUF) still contains a valid character.

• Parity error (PERR)

A parity error is reported when the parity bit attached to a character received on the RXD pin does not match the expected parity computed from the character transferred to Receive Buffer 2 (SC0BUF).

• Framing error (FERR)

A framing error is reported when a 0 is detected where a stop bit was expected. (The middle three of the 16 samples are used to determine the bit value.)

Note 1:	Even if an error is present in a received character, the receive operation for the next character
	continues normally.
Note 2:	Error flags are kept until read.

13.2.12 Signal Generation Timing

(1) UART Mode

Receive Operation

	9 Data Bits	8 Data Bits with Parity	8 Data Bits with No Parity 7 Data Bits with Parity 7 Data Bits with No Parity
Interrupt	Middle of the stop bit	Middle of the stop bit	Middle of the stop bit
Framing Error	Middle of the stop bit	Middle of the stop bit	Middle of the stop bit
Parity Error	—	Middle of the last bit (i.e., parity bit)	Middle of the last bit (i.e., parity bit)
Overrun Error	Middle of the last bit (i.e., bit 8)	Middle of the last bit (i.e., parity bit)	Middle of the stop bit

/ww.DataSheet4U.com

Transmit Operation

	9 Data Bits	8 Data Bits with Parity	8 Data Bits with No Parity7 Data Bits with Parity7 Data Bits with No Parity	
Interrupt	Immediately before the stop bit is shifted out	Immediately before the stop bit is shifted out	Immediately before the stop bit is shifted out	

(2) I/O Interface Mode

Transmit	SCLK Output Mode	Immediately after the rising edge of the last SCLK pulse (See Figure 13.29)				
Interrupt	SCLK Input Mode	Immediately after the rising or falling edge of the last SCLK pulse, as programmed (See Figure 13.30)				
Receive Interrupt	SCLK Output Mode	When a received character has been transferred to Receive Buffer 2 (SC0BUF) (i.e., immediately after the last SCLK pulse) (See Figure 13.31)				
Receive interrupt	SCLK Input Mode	When a received character has been transferred to Receive Buffer 2 (SC0BUF) (i.e., immediately after the last SCLK pulse) (See Figure 13.32)				
Note 1: Don't modify any control register during transmit or receive operations. Note 2: Don't disable receive operations by clearing the SC0MOD0.RXE bit while any character is being received.						

13.3 Register Description


		7	6	5	4	3	2	1	0
SC0MOD0	Name	TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
(0xFFFF_F202)	Read/Write				F	2/W			
	Reset Value	0	0	0	0	0	0	0	0
heet4U.com	Function	Bit 8 of a transmitted character	control 0: Disables CTS	receiver 1: Enables receiver	Wake-up function 0: Disablec 1: Enabled	Serial trans 00: I/O Inte 01: 7-bit UA 10: 8-bit UA 11: 9-bit UA	rface mode ART mode ART mode	00: TA0 01: Baud 10: Inter 11: Exte	ock (for UART) FRG (timer) d rate generator nal fsys/2 clock rnal clock _K0 input)
						ke-up functio			
						9-	Bit UART Mo	ode	Other Modes
						0 Interrup	ot on every re ter	eceived	Don't care
						1 Interrup	ot only when	RB8 = 1	

➤ Handshake (CTS) control

0 Disable (Accepts data streams at all times) 1 Enable

Note: In I/O Interface mode, a serial clock is selected by the SIO0 Control Register (SC0CR).

Figure 13.9 SIO0 Mode Register 0 (SC0MOD0)



Note: In I/O Interface mode, a serial clock is selected by the SIO1 Control Register (SC1CR).

Figure 13.10 SIO1 Mode Register 0 (SC1MOD0)

0

SC0

0

7 6 5 4 3 2 1 SC3MOD0 TB8 RXE WU SM1 SM0 SC1 Name (0xFFFF_F282) Read/Write R/W Reset Value 0 0 0 0 0 0 0 Function Bit 8 of a Must be Receive Wake-up Serial transfer mode Serial clock (for UART) transmitted written as control function 00: Reserved 00: TA0TRG (timer) character 0. 0: Disables 0: Disabled 01: 7-bit UART mode 01: Baud rate generator receiver 1: Enabled 10: 8-bit UART mode 10: Internal fsys/2 clock 1: Enables 11: 9-bit UART mode 11: Don't care receiver

Wake-up function

	9-Bit UART Mode	Other Modes
0	Interrupt on every received character	Don't care
1	Interrupt only when RB8 = 1	

Figure 13.11 SIO3 Mode Register 0 (SC3MOD0)


7 6 5 4 3 2 1 0 SC4MOD0 TB8 RXE WU SM1 SM0 SC1 SC0 Name (0xFFFF_F28A) Read/Write R/W Reset Value 0 0 0 0 0 0 0 0 Function Bit 8 of a Must be Receive Wake-up Serial transfer mode Serial clock (for UART) transmitted written as control function 00: Reserved 00: TA0TRG (timer) character 0. 0: Disables 0: Disabled 01: 7-bit UART mode 01: Baud rate generator receiver 1: Enabled 10: 8-bit UART mode 10: Internal fsys/2 clock 1: Enables 11: 9-bit UART mode 11: Don't care receiver

/ww.DataSheet4U.com

→ Wake-up function


	9-Bit UART Mode	Other Modes
0	Interrupt on every received character	Don't care
1	Interrupt only when RB8 = 1	

Figure 13.12 SIO4 Mode Register 0 (SC4MOD0)




Note 1: All error flags are cleared to 0 when read.Note 2: When SCLK0 is configured as an output, the SCLKS bit must be cleared (rising-edge triggered).

Figure 13.13 SIO0 Control Register (SC0CR)




Note 1: All error flags are cleared to 0 when read.Note 2: When SCLK1 is configured as an output, the SCLKS bit must be cleared (rising-edge triggered).

Figure 13.14 SIO1 Control Register (SC1CR)



Note: All error flags are cleared to 0 when read.

Figure 13.15 SIO3 Control Register (SC3CR)



Note: All error flags are cleared to 0 when read.

Figure 13.16 SIO4 Control Register (SC4CR)

BROCE

		7	6	5	4	3	2	1	0	
BR0CR	Name		BR0ADDE	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0	
(0xFFFF_F203)	Read/Write									
	Reset Value	0	0	0	0	0	0	0	0	
	Function		for an and the second	00: φT0 01: φT2 10: φT8 11: φT32		Clock diviso	r value N			
			Cloc 00 0 10 1	1 Internal 0 Internal	baud rate ge clock φT0 clock φT2 clock φT8 clock φT32	enerator				
		7	6	5	4	3	2	1	0	
BR0ADD	Name	_	—	—	—	BR0K3	BR0K2	BR0K1	BR0K0	
(0xFFFF_F204)	Read/Write						R/	W		
	Reset Value	_	_		—	0	0	0	0	
	Function					Value of K i	n N+(16–K)/1	16		
		Clock divi	sor value for	baud rate ge						

Clock div	isor val	lue for	baud	rate	generate	or	+

	BR0CR.BR	0ADDE = 1	BR0CR.BR0ADDE = 0
		BR0CR. BR	.0S[3:0]
BR0ADD. BR0K[3:0]	0000 (N = 16)	0010 (N = 2)	0001 (N = 1) (Only UART)
	or	thru	thru
	0001 (N = 1)	1111 (N = 15)	1111 (N = 15)
			0000 (N = 16)
0000	Don't use.	Don't use.	Divided by N
0001(K = 1)	Don't use.	Divided by N	
thru		+	
1111(K = 15)		(16 – K) / 16	

Note 1:	The baud rate generator divisor can not be set to 1 in UART mode if the N + (16 – K) / 16 clock division function is enabled. The divisor should be set to 2 or greater in I/O Interface mode.
Note 2:	To use the N + (16 – K) / 16 clock division function, the value of K must be programmed in the BR0ADD.BR0K[3:0] field before setting BR0CR.BR0ADDE to 1. However, the N + (16 – K) / 16 clock division function is not usable when BR0CR.BR0S[3:0] = 0000 (N = 16) or 0001 (N = 1).
Note 3:	The N + (16 – K) / 16 clock division function can only be used in UART mode. In I/O Interface mode, this must be disabled by clearing BR0CR.BR0ADDE to 0.

Figure 13.17 SIO0 Baud Rate Generator Control Registers (BR0CR and BR0ADD)

1

(0xF	FFF_	_F20B)
------	------	--------

7

ł

6

BR1CR	Name	_	BR1ADDE	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0		
(0xFFFF_F20B)	Read/Write		R/W								
	Reset Value	0	0	0	0	0	0	0	0		
	Function	0.	N + (16–K)/16 function 0: Disabled 1: Enabled	00: φT0 01: φT2 10: φT8 11: φT32		Clock diviso	r value N				
			Cloc 00 0 11 1	1 Internal D Internal	baud rate ge clock φT0 clock φT2 clock φT8 clock φT32	nerator					
		7	6	5	4	3	2	1	0		
BR1ADD	Name	_	—	—	—	BR1K3	BR1K2	BR1K1	BR1K0		
(0xFFFF_F20C)	Read/Write	—	—	—	—		R/	W			
	Reset Value			—	_	0	0	0	0		
	Function					Value of K i	n N+(16–K)/1	16			
		Clock divi	sor value for	baud rate ge	nerator ←						

5

4

3

ł

2

l

	BR1CR.BR	1ADDE = 1	BR1CR.BR1ADDE = 0
		BR1CR. BR	1S[3:0]
BR1ADD. BR1K[3:0]	0000 (N = 16)	0010 (N = 2)	0001 (N = 1) (Only UART)
	or	thru	thru
	0001 (N = 1)	1111 (N = 15)	1111 (N = 15)
			0000 (N = 16)
0000	Invalid	Invalid	Divided by N
0001(K = 1)	Invalid	Divided by N	
thru		+	
1111(K = 15)		(16 – K) / 16	

Note 1:	The baud rate generator divisor can not be set to 1 in UART mode if the N + (16 – K) / 16 clock division function is enabled. The divisor should be set to 2 or greater in I/O Interface mode.
Note 2:	To use the N + (16 – K) / 16 clock division function, the value of K must be programmed in the BR0ADD.BR0K[3:0] field before setting BR0CR.BR0ADDE to 1. However, the N + (16 – K) / 16 clock division function is not usable when BR0CR.BR0S[3:0] = 0000 (N = 16) or 0001 (N = 1).
Note 3:	The N + (16 – K) / 16 clock division function can only be used in UART mode. In I/O Interface mode, this must be disabled by clearing BR0CR.BR0ADDE to 0.

Figure 13.18 SIO1 Baud Rate Generator Control Registers (BR1CR and BR1ADD)

BR3CF

		7	6	5	4	3	2	1	0
	Name	'	BR3ADDE		HR3CK0	BR3S3	BR3S2	BR3S1	BR3S0
BR3CR		_	BRJADDE	BRJUNT			BR352	BR351	BR350
(0xFFFF_F283)	Read/Write					W			
	Reset Value	0	0	0	0	0	0	0	0
	Function	Must be	N +	00:		Clock diviso	r value N		
				01: φT2					
			function	10:					
			0: Disabled	11: oT32					
			1: Enabled	T -					
								i	
				,	,				
			Cloc	k source for	baud rate de	nerator			
			00		clock oT0				
			0'		clock				
			10		clock				
			1	Internal	clock				
						1			
		7	6	5	4	3	2	1	0
BR3ADD	Name		—	—	—	BR3K3	BR3K2	BR3K1	BR3K0
(0xFFFF_F284)	Read/Write		_	—	—		R/	W	
	Reset Value		—	—	—	0	0	0	0
	Function					Value of K i	n N+(16–K)/1	6	
							. ,		
		Clock divis	sor value for	haud rate de	nerator 🗲				
				sada raio ye					

clock alloci value for bada fate generator						
	BR3CR.BR	3ADDE = 1	BR3CR.BR3ADDE = 0			
		BR3CR. BR3S[3:0]				
BR3ADD. BR3K[3:0]	0000 (N = 16)	0010 (N = 2)	0001 (N = 1) (Only UART)			
	or	thru	thru			
	0001 (N = 1)	1111 (N = 15)	1111 (N = 15)			
		, , , , , , , , , , , , , , , , , , ,	0000 (N = 16)			
0000	Invalid	Invalid	Divided by N			
0001(K = 1)	Invalid	Divided by N				
thru		+				
1111(K = 15)		(16 – K) / 16				

I	Note 1:	The baud rate generator divisor can not be set to 1 in UART mode if the N + (16 – K) / 16 clock division function is enabled. The divisor should be set to 2 or greater in I/O Interface mode.
1	Note 2:	To use the N + (16 – K) / 16 clock division function, the value of K must be programmed in the BR0ADD.BR0K[3:0] field before setting BR0CR.BR0ADDE to 1. However, the N + (16 – K) / 16 clock division function is not usable when BR0CR.BR0S[3:0] = 0000 (N = 16) or 0001 (N = 1).
1	Note 3:	The N + (16 – K) / 16 clock division function can only be used in UART mode. In I/O Interface mode, this must be disabled by clearing BR0CR.BR0ADDE to 0.

Figure 13.19 SIO3 Baud Rate Generator Control Registers (BR3CR and BR3ADD)

(0xF	FFF_	F28B)


	+-		4.A.L.	


			1	l.	1	1	1	1	1	
		7	6	5	4	3	2	1	0	
BR4CR	Name	_	BR4ADDE	BR4CK1	BR4CK0	BR4S3	BR4S2	BR4S1	BR4S0	
(0xFFFF_F28B)	Read/Write				R	Ŵ				
	Reset Value	0	0	0	0	0	0	0	0	
	Function	written as 0.	N + (16–K)/16 function 0: Disabled 1: Enabled	00: φT0 01: φT2 10: φT8 11: φT32		Clock divisor value N				
			00 0 11 1	1 Internal 0 Internal 1 Internal	baud rate ge clock oT0 clock oT2 clock oT8 clock oT32					
		7	6	5	4	3	2	1	0	
BR4ADD	Name				—	BR4K3 BR4K		BR4K1	BR4K0	
0xFFFF_F28C)	Read/Write				_	F		/W		
	Reset Value		—	_	—	0	0	0	0	
	Function					Value of K i	n N+(16–K)/	16		
		Clock divi	sor value for BR4CR.E	CR.BR4ADD	E = 0					
	BR4CR. BR4S[3:0]									

	BR4CR.BR	4ADDE = 1	BR4CR.BR4ADDE = 0
		BR4CR. BR	4S[3:0]
BR4ADD. BR4K[3:0]	0000 (N = 16)	0010 (N = 2)	0001 (N = 1) (Only UART)
	or	thru	thru
	0001 (N = 1)	1111 (N = 15)	1111 (N = 15)
			0000 (N = 16)
0000	Invalid	Invalid	Divided by N
0001(K = 1)	Invalid	Divided by N	
thru		+	
1111(K = 15)		(16 – K) / 16	

Note 1:	The baud rate generator divisor can not be set to 1 in UART mode if the N + $(16 - K)$ / 16 clock division function is enabled. The divisor should be set to 2 or greater in I/O Interface mode.
Note 2:	To use the N + (16 – K) / 16 clock division function, the value of K must be programmed in the BR0ADD.BR0K[3:0] field before setting BR0CR.BR0ADDE to 1. However, the N + (16 – K) / 16 clock division function is not usable when BR0CR.BR0S[3:0] = 0000 (N = 16) or 0001 (N = 1).
Note 3:	The N + (16 – K) / 16 clock division function can only be used in UART mode. In I/O Interface mode, this must be disabled by clearing BR0CR.BR0ADDE to 0.

Figure 13.20 SIO4 Baud Rate Generator Control Registers (BR4CR and BR4ADD)







www.DataSheet4U SC0MOD1

(0xFFFF_F20

		7	6	5	4	3	2	1	0
	Name	12S0	FDPX0	—	—	—	—	—	—
205)	Read/Write	R/W	R/W	—	—	—	—	—	—
	Reset Value	0	0	—	—	—	—	—	—
	Function	SIO operation in IDLE mode 0: Off 1: On	Synchro- nous 0: Half- duplex 1: Full- duplex						


Figure 13.22 SIO0 Mode Register 1 (SC0MOD1)






		7	6	5	4	3	2	1	0
SC1MOD1	Name	12S0	FDPX0	—	_	—	—	—	—
(0xFFFF_F20D)	Read/Write	R/W	R/W	—	_	—	—	—	—
	Reset Value	0	0	—	—	—	—	—	—
	Function	SIO operation in IDLE mode 0: Off 1: On	Synchro- nous 0: Half- duplex 1: Full- duplex						

Figure 13.24 SIO1 Mode Register 1 (SC1MOD1)







www.DataSheet4U.SC3MOD1

(0xFFFF_F2


		7	6	5	4	3	2	1	0
	Name	12S0	—	—	—	—	—	—	—
285)	Read/Write	R/W	—	—	—	—	—	—	—
	Reset Value	0	—	_	_	_	_	—	—
	Function	SIO operation in IDLE mode 0: Off 1: On							

Figure 13.26 SIO3 Mode Register 1 (SC3MOD1)





		7	6	5	4	3	2	1	0
SC4MOD1	Name	12S0	—	_	—		_	_	—
(0xFFFF_F28D)	Read/Write	R/W	—	—	—	—	—	—	—
	Reset Value	0	—	—	—	—	—	—	—
	Function	SIO operation in IDLE mode 0: Off 1: On							



13.4 Operating Modes

13.4.1 Mode 0 (I/O Interface Mode)

Mode 0 utilizes a synchronization clock (SCLK), which can be configured for either output mode in which the SCLK clock is driven out from the TMP1941AF or input mode in which the SCLK clock is supplied externally.

(1) Transmit Operations

In SCLK Output mode, each time the CPU writes a character to the transmit buffer, the eight bits of the character is shifted out on the TXD0 pin, and the synchronization clock is driven out from the SCLK0 pin. When all the bits have been shifted out, the transmit-done interrupt (INTTX0) is generated.




Figure 13.29 Transmit Operation in I/O Interface Mode (SCLK0 Output Mode)

In SCLK0 Input mode, the CPU must write a character to the transmit buffer before the SCLK0 input is activated. The eight bits of a character in the transmit buffer are shifted out on the TXD0 pin, synchronous to the programmed edge of the SCLK0 input. When all the bits have been shifted out, the transmit-done interrupt (INTTX0) is generated. The CPU must load the next character into the transmit buffer by point A.




Figure 13.30 Transmit Operation in I/O Interface Mode (SCLK0 Input Mode)

(2) Receive Operations

In SCLK Output mode, each time the CPU picks up the character in Receive Buffer 2, the synchronization clock is driven out from the SCLK0 pin to shift the next character into Receive Buffer 1. When a whole 8-bit character has been loaded into Receive Buffer 1, it is transferred to Receive Buffer 2, and the receive-done interrupt (INTRX0) is generated.

The SCLK output is initiated by setting the SC0MOD0.RXE bit to 1.




Figure 13.31 Receive Operation in I/O Interface Mode (SCLK0 Output Mode)

In SCLK Input mode, the CPU must pick up the character in the Receive Buffer 2 before the SCLK0 input is activated to shift the next character into Receive Buffer 1. When a whole 8-bit character has been loaded into Receive Buffer 1, it is transferred to Receive Buffer 2, and the receive-done interrupt (INTRX0) is generated.

The CPU must read the character in Receive Buffer 2 by point A. Until that is done, the receiver is not ready to accept the next character. In case the CPU reads the character in Receiver Buffer 2 after point A, reception of the next character begins at that point, causing the received data to be corrupted. For system applications in which the CPU might not be able to keep pace with incoming data streams, handshaking is required.





Figure 13.32 Receive Operation in I/O Interface Mode (SCLK0 Input Mode)


Note: Regardless of whether SCLK is in input mode or output mode, the receiver must be enabled by setting the SC0MOD.RXE bit to 1 in order to perform receive operations.

(3) Full-Duplex Transmit/Receive Operations


Setting the SC0MOD1.FDPX0 bit enables full-duplex communication. In this mode of operation, the double-buffering is enabled. When Receive Buffer 1 is filled with an 8-bit character, it is transferred to Receive Buffer 2 (SC0BUF), and the receive-done interrupt (INTRX0) is generated. While an 8-bit character is being received, an 8-bit character can be transmitted from the TXD0 pin simultaneously. When a whole 8-bit character has been shifted out, the transmit-done interrupt (INTTX0) is generated.


In SCLK Output mode, loading the transimit buffer with a character restarts the transmit/receive operation. The CPU must pick up the received character before the next character fills Receive Buffer 1. Otherwise, the latter character is discarded. (The previous character is preserved. Transmission proceeds with no error.)





In SCLK Input Mode, the CPU must write a character to be transmitted into the transmit buffer by point A. No transimi/receive operation occurs until the transmit buffer is filled. In case the transmit buffer is loaded after point A, the transmit/receive operation begins at that point, causing the transmit/receive data to be corrupted. For system applications in which transmit underrun conditions could occur, handshaking is required.






• Restrictions on SCLK Configured as an Input

In I/O Interface mode, the CPU may be unable to access the receive or transmit buffer fast enough to support back-to-back transfers. When SCLK is configured as an output, one or more wait cycles are automatically inserted to prolong the SCLK intervals. However, when SCLK is configured as an input, the SCLK input must be delayed by external hardware so that the CPU can keep pace with the data rate. Generally, the wait period is a function of the fsys frequency and the data rate. The following figure gives some indication of the relationsip between SCLK and fsys frequencies for different wait periods. In reality, processing load during transfers also affect the maximum SCLK frequency.

TMP1941AF


ww.DataSheet4U.com



13.4.2 Mode 1 (7-Bit UART Mode)

Setting the SM[1:0] field in the SC0MOD0 to 01 puts the SIO0 in 7-bit UART mode. In this mode of operation, the parity bit can be added to the transmitted character, and the receiver can perform a parity check on incoming data. Parity can be enabled and disabled through the programming of the PE bit in the SC0CR. When PE = 1, the SCR0CR.EVEN bit selects even or odd parity.


Example: Transmitting 7-bit UART characters with an even-parity bit



13.4.3 Mode 2 (8-Bit UART Mode)

Setting the SM[1:0] field in the SC0MOD0 to 10 puts the SIO0 in 8-bit UART mode. In this mode of operation, the parity bit can be added to the transmitted character, and the receiver can perform a parity check on incoming data. Parity can be enabled and disabled through the programming of the PE bit in the SC0CR. When PE = 1, the SCR0CR.EVEN bit selects even or odd parity.

Example: Transmitting 8-bit UART characters with an odd-parity bit




13.4.4 Mode 3 (9-Bit UART Mode)

Setting the SM[1:0] field in the SC0MOD0 to 11 puts the SIO0 in 9-bit UART mode. In this mode, a parity bit cannot be used; thus, parity should be disabled by clearing the SC0CR.PE bit to 0.

For transmit operations, the most-significant bit (9th bit) is stored in the TB8 bit in the SC0MOD0. For receive operations, the most-significant bit is stored in the RB8 bit in SC0CR. Reads and writes of the transmit/receive character must be done with the most-significant bit first, followed by the SC0BUF.

Wake-up Feature

In 9-bit UART mode, the receiver wake-up feature allows the slave station in a multidrop system to wake up whenever an address character is received. Setting the SC0MOD0.WU bit enables the wake-up feature. When the SC0CR.RB8 bit has received an address/data flag bit set to 1, the receiver generates the INTRX0 interrupt.



vww.DataSheet4l

Figure 13.35 Serial Link Using the Wake-Up Function

Protocol


- (1) Put all the master and slave controllers in 9-bit UART mode.
- (2) Enables the receiver in each slave controller by setting the SC0MOD0.WU bit to 1.
- (3) The master controller transmits an address character (i.e, select code) that identifies a slave controller. The address character has the most-significant bit (bit 8) set to 1.




- (4) Each slave controller compares the received address to its station address and clears the WU bit if they match.
- (5) The master controller transmits data characters or block of data to the selected slave controller (with SC0MOD0.WU bit cleared). Data characters have the most-significant bit (bit 8) cleared to 0.



(6) Slave controllers not addressed continue to monitor the data stream, but discard any characters with the most-significant bit (RB8) cleared, and thus does not generate receive-done interrupts (INTRX0). The addressed slave controller with its WU bit cleared can transmit data to the master controller to notify that it has successfully received the message.





ww.DataSheet4U.com

- Master controller settings
 Main routine
 - 7 6 5 4 3 2 1 0

-	-	_	_	_	v	1	pin as RXD0
					Λ	T	pin as KADU
_	1	1	0	1	0	1	Enables INTRX0 and sets its interrupt leve
_	1	1	0	1	0	0	Enables INTTX0 and sets its interrupt level
0	1	0	1	1	1	0	Selects 9-bit UART mode and selects fsys/ a serial clock.
0	0	0	0	0	0	1	Loads the select code for slave 1.
			0 1 0	0 1 0 1	0 1 0 1 1	0 1 0 1 1 1	0 1 0 1 1 1 0

INTCLR	$\leftarrow x$	Х	1	1	0	0	0	1	Clears the interrupt request.
SC0MOD0									Clears the TB0 bit to 0.
SCOBUF	$\leftarrow \ ^{\ast }$	*	*	*	*	*	*	*	Loads the transmit data.
End of inter	rupt pro	cess	ing						

Slave controller settings

Main routine

		7	6	5	4	3	2	1	0	
٢	_ P9CR	← –	_	_	_	_	_	0	1	٦
	P9FC		_	_	_	_	_	X	1	ł
	ODE	$\leftarrow x$	Х	_	-	-	-	-	1	J
	IMCCLL	\leftarrow –	-	1	1	0	1	1	0	
	IMCCLH	\leftarrow –	-	1	1	0	1	0	1	
	SC0MOD0	\leftarrow 0	0	1	1	1	1	1	0	
L	_									

Interrupt routine (INTRX0)

Г	NTCLR	$\leftarrow \mathbf{X}$	Х	1	1	0	0	0	0	Clears the interrupt request.
R	leg.	\leftarrow sc	0BU	F						
i	f Reg. =	Select	code	;						
Г	'hen									
s	COMOD0	\leftarrow -	_	-	0	-	_	_	-	Clears the WU bit to 0.

Configures the P90 pin as TXD (open-drain

Selects 9-bit UART mode, selects fsys/2 as the serial clock and and sets the WU bit to 1.

output) and the P91 pin as RXD. Enables INTTX0 and INTRX0.

14. Serial Bus Interface (SBI)

The TMP1941AF contains a Serial Bus Interface (SBI) channel, which has the following two operating modes:

- I^2C Bus mode (with multi-master capability) •
- Clock-Synchronous 8-Bit SIO mode .

In I²C Bus mode, the SBI is connected to external devices via two pins, PA6 (SDA) and PA7 (SCL). In Clock-Synchronous 8-Bit SIO mode, the SBI is connected to external devices via three pins, PA5 (SCK), PA6 (SO) and PA7 (SI).

The following table shows the programming required to put the SBI in each operating mode.

ODE.ODEA7 thru ODE.ODEA6	PACR.PA7C thru PACR.PA5C	PAFC.PA7F thru PAFC.PA5F
e 11	11X	110
ronous XX	011 010	111
ronous XX	011	

Note: With the TMP1940FDBF with flash memory, the SBI is unusable when the DSU feature is enabled.

14.1 Block Diagram




Figure 14.1 SBI Block Diagram

14.2 Registers

A listing of the registers used to control the SBI follows:

- Serial Bus Interface Control Register 1 (SBI0CR1)
- Serial Bus Interface Control Register 2 (SBI0CR2)
- Serial Bus Interface Data Buffer Register (SBI0DBR)
- I²C Bus Address Register (I2C0AR)
- Serial Bus Interface Status Register (SBI0SR)
- Serial Bus Interface Baud Rate Register 0 (SBI0BR0)
- Serial Bus Interface Baud Rate Register 1 (SBI0BR1)


v.DataSheet4U.com

The functions of these registers vary, depending on the mode in which the SBI is operating. For a detailed description of the registers, refer to Section 14.5, I²C Bus Mode Configuration, and Section 14.8, Clock-Synchronous 8-Bit SIO Mode Operation.


14.3 I²C Bus Mode Data Formats

Figure 14.2 shows the serial bus interface data formats used in I²C Bus mode.


(a) Addressing format



(b) Addressing format (with repeated START condition)



(c) Free data format (master-transmitter to slave-receiver)




$$\begin{split} S &= START \text{ condition} \\ R/\overline{W} &= \text{Direction bit} \\ ACK &= Acknowledge \text{ bit} \\ P &= STOP \text{ condition} \end{split}$$

Figure 14.2 I²C-Bus Mode Data Formats

14.4 Description of the Registers Used in I²C Bus Mode

This section provides a summary of the registers which control I^2C bus operation and provide I^2C bus status information for bus access/monitoring.



Serial Bus Interface Control Register 1

Note 1: Clear the BC[2:0] field to 000 before switching the operating mode to Clock-Synchronous 8-Bit SIO mode.
 Note 2: For details on the SCL bus clock frequency, refer to Section 14.5.3, Serial Clock.

Figure 14.3 I²C Bus Mode Registers (1)



		001			5				
		7	6	5	4	3	2	1	0
SBI0CR2	Name	MST	TRX	BB	PIN	SBIM1	SBIM0	SWRST1	SWRST0
(0xFFFF_F243)	Read/Write		V	V		W (N	ote 1)	W (Ne	ote 1)
	Reset Value	0	0	0	1	0	0	0	0
	Function		Transmit/ receive 0: Receive 1: Transmit		1: Interrupt	Operating m (Note 2) 00: Port mor 01: SIO mor 10: I ² C Bus 11: Reserve	de de mode	Software res A write of 10 by a write of) followed
					Ope 00 01 10 11	Clock-Syr	e (serial bus nchronous 8- node	interface outp Bit SIO mode	······

Serial Bus Interface Control Register 2

Note 1: Reading this register causes it to function as a status register (SBI0SR). See the next page.
 Note 2: Ensure that the bus is free before switching the operating mode to Port mode. Ensure that the port is at logic high before switching from Port mode to I²C Bus or SIO mode.

Figure 14.4	I ² C Bus Mode	Registers (2)
-------------	---------------------------	---------------

			@fc = 40 MH:
Peripheral Clock Select	Clock Gear Value	Prescalar Clock Select	Prescalar Output Clock Resolution
SYSCR1.FPSEL	SYSCR1.GEAR[1:0]	SYSCR0.PRCK[1:0]	φΤΟ
		00 (fperiph/4)	fc/2 ² (0.1 μs)
	00 (fc)	01 (fperiph/2)	_
		10 (fperiph)	_
		00 (fperiph/4)	fc/2 ³ (0.2 μs)
	01 (fc/2)	01 (fperiph/2)	_
0 (fgear)		10 (fperiph)	
0 (igeal)		00 (fperiph/4)	fc/2 ⁴ (0.4 μs)
	10 (fc/4)	01 (fperiph/2)	_
		10 (fperiph)	
		00 (fperiph/4)	fc/2 ⁵ (0.8 μs)
	11 (fc/8)	01 (fperiph/2)	—
		10 (fperiph)	_
		00 (fperiph/4)	fc/2 ² (0.2 μs)
	00 (fc)	01 (fperiph/2)	—
		10 (fperiph)	
		00 (fperiph/4)	—
	01 (fc/2)	01 (fperiph/2)	_
1 (fo)		10 (fperiph)	
1 (fc)		00 (fperiph/4)	—
	10 (fc/4)	01 (fperiph/2)	—
		10 (fperiph)	
		00 (fperiph/4)	
	11 (fc/8)	01 (fperiph/2)	
		10 (fperiph)	




	-	enal Dus I		ratao ritogi				
	7	6	5	4	3	2	1	0
BIOSR Name	MST	TRX	BB	PIN	AL	AAS	AD0	LRB
0xFFFF_F243) Read/Write		•	•	F	२	•		
Reset Value	0	0	0	1	0	0	0	0
Function	Master/ slave 0: Slave 1: Master	Transmit/	I ² C Bus status 0: Free	INTS2 interrupt status	Arbitration lost 0: 1: Detected 	Addressed as slave 0: — 1: Detected ived bit he last bit re he last bit re ed as slave he address of 2COAR or ge slave receive	Address 0 (general call) 0: — 1: Detected ceived was 0 ceived was 1 on the bus m	Last received bit 0: 0 1: 1

Serial Bus Interface Status Register

Note: Writing to this register causes it to function as a control register (SBI0CR2). See the previous page.

Figure 14.5 I²C Bus Mode Registers (3)



Serial Bus Interface Baud Rate Register 0

Recognizes the slave address.

Does not recognize the slave address.

Figure 14.6 I²C Bus Mode Registers (4)

14.5 I²C Bus Mode Configuration

14.5.1 Acknowledgment Mode

Setting the SBI0CR1.ACK bit selects Acknowledge mode. When operating as a master, the SBI generates a clock pulse for acknowledge automatically after each data. As a transmitter, the SBI releases the SDA line during this acknowledge cycle so that the receiver of the data transfer can drive the SDA line low to acknowledge receipt of the data. As a receiver, the SBI pulls the SDA line low during the acknowledge cycle after each data has been received.

Clearing the SBI0CR1.ACK bit selects Non-Acknowledge mode. When operating as a master, the SBI does not generate acknowledge clock pulses.

14.5.2 Number of Bits Per Transfer

The SBI0CR1.BC[2:0] field specifies the number of bits of the next data item to be transmitted or received. After a reset, this field is cleared to 000, causing a 7-bit slave address and the data direction (R/\overline{W}) bit to be transferred in a packet of eight bits. At other times, the SBI0CR1.BC[2:0] field keeps a previously programmed value.

14.5.3 Serial Clock

(1) I^2C Bus Clock Source

The SBI0CR1.SCK[2:0] field controls the maximum frequency of the SCL clock driven out on the SCL pin in master mode, as illustrated below.




Figure 14.7 I²C Bus Clock Source

(2) Clock Synchronization

Clock synchronization is performed using the wired-AND connection of all I^2C -bus components to the bus. If two or more masters try to transfer messages on the I^2C bus, the first to pull its clock line low wins the arbitration, overriding other masters producing a high on their clock lines.

Clock signals of two or more devices on the I^2C -bus are synchronized to ensure correct data transfers. Figure 14.8 shows a depiction of the clock synchronization mechanism for the I^2C bus with two masters.




Figure 14.8 Clock Synchronization Example

At point a, Master A pulls its internal SCL level low, bringing the SCL bus line low. The high-to-low transition on the SCL bus line causes Master B to reset its high-level counter and pulls its internal SCL level low.

Master A completes its low period at point b. However, the low-to-high transition on its internal SCL level does not change the state of the SCL bus line if Master B's internal SCL level is still within its low period. Therefore, Master A enters a high wait state, where it does not start counting off its high period.

When Master B has counted off its low period at point c, its internal SCL level goes high, releasing the SCL bus line (high). There will then be no difference between the internal SCL levels and the state of the SCL bus line, and both Master A and Master B start counting off their high periods.

This way, a synchronized SCL clock is generated with its high period determined by the master with the shortest clock high period and its low period determined by the one with the longest clock low period.

14.5.4 Slave Addressing and Address Recognition Mode

When the SBI is configured to operate as a slave, the SA[6:0] field in the I2C0AR must be loaded with the 7-bit I^2C -bus address to which the SBI is to respond. The ALS bit must be cleared for the SBI to recognize the incoming slave address.

14.5.5 Configuring the SBI as a Master or a Slave

Setting the SBI0CR2.MST bit configures the SBI as a master, and clearing it configures the SBI as a slave. This bit is cleared by hardware when a STOP condition has been detected and when arbitration for the I^2C bus has been lost.

14.5.6 Configuring the SBI as a Transmitter or a Receiver

The SBI0CR2.TRX bit is set or cleared by hardware to configure the SBI as a transmitter or a receiver.

As a slave, the SBI is put in either slave-receiver or slave-transmitter mode, depending on the value of the data direction (R/\overline{W}) bit transmitted by the master. When the SBI is addressed as a slave, the TRX bit reflects the value of the R/\overline{W} bit. The TRX bit is set or cleared on the following occasions:

- when transferring data using addressing format
- when the received slave address matches the value in I2C0CR
- when a general-call address is received; i.e., the eight bits following the START condition are all zeros.

v.DataSheet4U.com

As a master, the SBI is put in either master-transmitter or a master-receiver mode upon reception of an acknowledge from an addressed slave. The TRX bit changes to the opposite value of the R/\overline{W} bit sent by the SBI. If the SBI does not receive an acknowledge from a slave, the TRX bit retains the previous value.

The TRX bit is cleared by hardware when a STOP condition has been detected and when arbitration for the I^2C bus has been lost.

14.5.7 Generating START and STOP Conditions

When the SBI0SR.BB bit is cleared, the bus is free. At this time, writing 1s to the MST, TRX, BB and PIN bits in the SBI0CR2 causes the SBI to generate a START condition on the bus and shift out 8-bit I^2C -bus data. Before generating a START condition, the ACK bit must be set to 1.




Figure 14.9 Generating a START Condition and a Slave Address

When the SBI0SR.BB bit is set, the bus is busy. When SBI0SR.BB=1, writing 1s to the MST, TRX and PIN bits and a 0 to the BB bit causes the SBI to start a sequence for generating a STOP condition on the bus to abort the transfer. The MST, TRX, BB and PIN bits should not be altered until a STOP condition appears on the bus.




Figure 14.10 Generating a STOP Condition

The BB bit can be read to determine if the I^2C bus is in use. The BB bit is set when a START condition is detected and cleared when a STOP condition is detected.

14.5.8 Asserting and Deasserting Interrupt Requests

When an SBI interrupt (INTS2) is generated, the Pending Interrupt Not (PIN) bit in the SBI0CR2 is cleared to 0. While the PIN bit is 0, the SBI pulls the SCL line low.

After transmission or reception of one data word on the I^2C bus, the PIN bit is automatically cleared. In transmitter mode, the PIN bit is subsequently set to 1 each time the SBI0DBR is written. In receiver mode, the PIN bit is set to 1 each time the SBI0DBR is read.

It takes a period of t_{LOW} for the SCL line to be released after the PIN bit is set.

In Address Recognition mode (ALS=0), the PIN bit is cleared when the SBI is addressed as a slave and the received slave address matches the value in the I2C0CR or is all 0s (i.e., a general call).

A write of 1 by software sets the PIN bit, but a write of 0 has no effect on this bit.

ww.DataSheet4U

14.5.9 SBI Operating Modes

The SBIM[1:0] field in the SBI0CR2 is used to select an operating mode of the SBI. To configure the SBI for I^2C Bus mode, set the SBIM[1:0] field to 10.

A switch to Port mode should only be attempted when the bus is free.

14.5.10 Lost-Arbitration Detection Monitor

The I²C bus is a multi-master bus and has an arbitration procedure to ensure correct data transfers.

A master may start a transfer only if the bus is free. A master that attempts to generate a START condition while the bus is busy loses bus arbitration, with no START condition occurring on the SDA and SCL lines.

The I²C-bus arbitration takes place on the SDA line.

Figure 14.11 shows the arbitration procedure for two masters. Up until point a, the internal data levels of Master A and Master B are the same. At point a Master B's internal data level makes a low-to-high transition while Master A's internal data level remains at logic low. However, the SDA bus line is held low because it is the wired-AND of the two data outputs. When the SCL bus clock goes high at point b, the addressed slave device reads the data transmitted by Master A (i.e., winning master). Master B loses arbitration and switches off its data output stage, releasing its SDA line (high), so that it does not affect the data transfer initiated by the winning master.

In case two competing masters have transmitted exactly the same first data word, the arbitration procedure continues with the second data word.




Figure 14.11 Arbitration Procedure of Two Masters

A master compares its internal data level to the actual level on the SDA line at the rising edge of the SCL clock. The master loses arbitration if there is a difference between these two values. The losing master sets the AL bit in the SBI0SR to 1, which causes the MST and TRX bits in the same register to be cleared. That is, the losing master switches to slave-receiver mode.

The AL bit is subsequently cleared when data is written to or read from the SBI0DBR and when the SBI0CR2 is programmed with new parameters.




Figure 14.12 Master B Loses Arbitration (D7A – D7B, D6A – D6B)

14.5.11 Slave Address Match Monitor

When acting as a slave-receiver, the ALS bit in the I2C0CR determines whether the SBI recognizes the incoming slave address or not. In Address Recognition mode (i.e., ALS=0), the Addressed-As-Slave (AAS) bit in the SBI0SR is set when an incoming address over the I²C bus matches the value in the I2C0CR or when the general-call address has been received. When ALS=1, the AAS bit is set when the first data word has been received. The AAS bit is cleared each time the SBI0DBR is read or written.

14.5.12 General-Call Detection Monitor

When acting as a slave receiver, the AD0 bit in the SBI0SR is set when a general-call address has been received. The general-call address is detected when the eight bits following a START condition are all zeros. The AD0 bit is cleared when a START or STOP condition is detected on the bus.

14.5.13 Last Received Bit Monitor

The LRB bit in the SBIOSR holds the value of the last bit received over the SDA line at the rising edge of the SCL clock. In Acknowledge mode, reading this bit immediately after generation of the INTS2 interrupt returns the value of the ACK signal.

14.5.14 Software Reset

The SBI provides a software reset, which permits recovery from system lockups caused by external noise. A software reset is performed by a write of 10 followed by a write of 01 to the SWRST[1:0] field in the SBIOCR2. After a software reset, all control and status register bits are initialized to their reset values. Upon resetting the SBI, the SWRST[1:0] field is automatically cleared to 00.

Note: A software reset causes the SBI operating mode to switch from I²C Bus mode to Port mode. This does not affect the Port A Function register, however.

14.5.15 Serial Bus Interface Data Buffer Register (SBI0DBR)

The SBI0DBR is a data buffer interfacing to the I^2C bus. All read and write operations to/from the I^2C bus are done via this register.

When the SBI is acting as a master, loading this register with a slave address and a data direction bit causes a START condition to be generated.

14.5.16 I²C Bus Address Register (I2C0AR)

When the SBI is configured as a slave, the SA[6:0] field in the I2C0AR must be loaded with the 7-bit I^2C -bus address to which the SBI is to respond.

If the ALS bit in the I2COAR is cleared, the SBI recognizes a slave address transmitted by the master device, interpreting incoming frame structures as per addressing format. If the ALS bit is set, the SBI does not recognize a slave address and interprets all frame structures as per free data format.

14.5.17 Baud Rate Register 1 (SBI0DBR1)

Before the I²C bus can be used, the P4EN bit in the SBI0BR1 must be set to enable the SBI internal baud rate generation logic.

14.5.18 Baud Rate Register 0 (SBI0BR0)

The I2SBI0 bit in the SBI0BR0 determines whether the SBI is shut down or not when the TMP1941AF is put in IDLE standby mode. This register must be programmed before executing an instruction for entering a standby mode.

14.6 Programming Sequences in I²C Bus Mode

14.6.1 SBI Initialization

First, program the P4EN bit in the SBI0BR1, and the ACK and SCK[2:0] bits in the SBI0CR1. Set the SBI0BR1.P4EN bit to 1 to enable the internal baud rate generation logic. Write 0s to bits 7–5 and bit 3 in the SBI0CR1.

Next, program the I2C0AR. The SA[6:0] field in the I2C0AR defines the chip's slave address, and the ALS bit (bit 0) selects an address recognition mode. (The ALS bit must be cleared when using the addressing format.)

Next, program the SBI0CR2 to initially configure the SBI in slave-receiver mode; i.e., clear the MST, TRX and BB bits to 0, set the PIN bit to 1 and set the SBIM[1:0] field to 10. Write 00 to the SWRST[1:0] field.

14.6.2 Generating a START Condition and a Slave Address

(1) Master Mode

In master mode, the following steps are required to generate a START condition and a slave address on the I^2C -bus.

First, ensure that the bus is free (i.e., SBI0CR2.BB = 0).

Next, set the ACK bit in the SBI0CR1 to enable generation of acknowledge clock pulses. Then, loads the SBI0DBR with a slave address and a data direction bit to be transmitted via the I^2C bus.

When BB=0, writing 1s to the MST, TRX, BB and PIN bits in the SBI0CR2 causes a START condition to be generated on the bus. Following a START condition, the SBI generates SCL clock pulses nine times: the SBI shifts out the contents of the SBI0DBR with the first eight SCL clocks, and releases the SDA line during the last (i.e., ninth) SCL clock to receive an acknowledgement signal from the addressed slave.

The INTS2 interrupt request is generated on the falling edge of the ninth SCL clock pulse, and the PIN bit in the SBI0CR2 is cleared to 0. In master mode, the SBI holds the SCL line low while the PIN bit is 0. Upon interrupt, the TRX bit either remains set or is cleared according to the value of the transmitted direction bit, provided an acknowledgement signal has been returned from the slave.

Settings in	main routine	
	76543210	
r→ Reg.	\leftarrow SBI0SR	
Reg.	← Reg. & 0x20	
if Reg.	≠ 0x00	Ensure that the bus is free.
Then		
SBI0CR1	\leftarrow x x x 1 0 x x x	Select Acknowledgement mode.
SBIODBR	$x \times x \times x \times x \times x \rightarrow x$	Load the slave address and a data direction bit.
SBI0CR2	$2 \leftarrow 1 \ 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0$	Generate a START condition.
INTS2 inte	errupt routine	
INTCLR	\leftarrow 0x34	Clear the interrupt request.
Interrupt p	rocessing	
End of inte	errupt	


ww.DataSheet4U.com

(2) Slave Mode

In slave mode, the following steps are required to receive a START condition and a slave address via the I^2C bus.

Upon detection of a START condition, the SBI clocks in a 7-bit slave address and a data direction bit transmitted by the master during the first eight SCL clock pulses. If the received slave address matches its own address in the I2C0AR or is equal to the general-call address (00H), the SBI pulls the SDA line low during the last (i.e., ninth) SCL clock for acknowledgement.

The INTS2 interrupt request is generated on the falling edge of the ninth SCL clock pulse, and the PIN bit in the SBI0CR2 is cleared to 0. In slave mode, the SBI holds the SCL line low while the PIN bit is 0.





14.6.3 Transferring a Data Word

Each time a data word has been transmitted or received, the INTS2 interrupt is generated. It is the responsibility of the INTS2 interrupt service routine to test the MST bit in the SBI0CR to determine whether the SBI is in master or slave mode.

(1) Master Mode (SBI0CR2.MST = 1)

If the MST bit in the SBI0CR2 is set, then test the TRX bit in the same register to determine whether the SBI is in master-transmitter or master-receiver mode.

Master-Transmitter Mode (SBI0CR2.TRX = 1)

Test the LRB bit in the SBI0SR. If the LRB bit is set, that means the slave-receiver requires no further data to be sent from the master-transmitter. The master-transmitter must then generate a STOP condition as described later to stop transmission.

If the LRB bit is cleared, that means the slave-receiver requires further data. If the number of bits per transfer is 8, then write the transmit data into the SBI0DBR. When using other data length, program the BC[2:0] and ACK bits in the SBI0CR1, and then write the transmit data into the SBI0DBR. When the SBI0DBR is loaded, the PIN bit in the SBI0SR is set to 1, and the transmit data is shifted out from the SDA pin, clocked by the SCL clock. Once the transfer is complete, the INTS2 interrupt is generated, the PIN bit is cleared, and the SCL line is pulled low. To transmit further data, test the LRB bit again and repeat the above procedure.

INTS2 interrupt




Figure 14.14 SBI0CR1.BC[2:0] = 000 and SBI0CR1.ACK = 1 (Master-Transmitter Mode)

Master-Receiver Mode (SBI0CR2.TRX = 0)

If the number of bits per transfer is 8, read the SBI0DBR. When using other data length, program the BC[2:0] and ACK bits in the SBI0CR1, and then read the SBI0DBR. The first read of the SBI0DBR is a dummy read because data has not yet been received. A dummy read returns an undefined value. Upon this read, the SCL line is released, the PIN bit in the SBI0SR is set, and the SCL clock is driven out to receive a data word into the SBI0DBR. The master-transmitter generates an acknowledgement signal (i.e., a low level) on the SDA line following the last received bit.





Figure 14.15 SBI0CR1.BC[2:0] = 000 and SBI0CR1.ACK = 1 (Master-Receiver Mode)

To prepare to terminate the data transfer, the master-receiver must clear the ACK bit in the SBI0CR1 immediately before the read of the second to last data word. This causes an acknowledge clock pulse not to be generated on the last data word.


When the transfer is complete, the INTS2 interrupt is generated. After interrupt processing, the INTS2 interrupt handler must set the BC[2:0] field in the SBI0CR1 to 001 and read the SBI0DBR,

so that a clock is generated on the SCL line once. With the ACK bit cleared, the master-receiver holds the SDA line high, which signals the end of transfer to the slave-transmitter.

Then, the SBI generates the INTS2 interrupt again, whereupon the INTS2 interrupt service routine must generate a STOP condition to stop communication via the I^2C bus.



- – – – Slave to Master



Example: When receiving N data words INTS2 interrupt (after data transmission) 76543210 SBIOCR1 \leftarrow X X X X 0 X X X Set the number of bits to be received and specify whether ACK is required. ← SBI0DBR Reg. Dummy read End of interrupt INTS2 interrupt (first to (N-2)th data reception) 76543210 ← SBI0DBR Reg. Read the first to (N-2)th data words. End of interrupt INTS2 interrupt ((N-1)th data reception) 76543210 SBIOCR1 \leftarrow X X X 0 0 X X X Disable generation of acknowledgement clock. ← SBI0DBR Reg. Read the (N-1)th data word. End of interrupt INTS2 interrupt (Nth data reception) 76543210 SBIOCR1 \leftarrow 0 0 1 0 0 X X X Generate a clock once. \leftarrow SBI0DBR Reg. Read the Nth data word. End of interrupt INTS2 interrupt (after completing data reception) 76543210 SBT0CR1 $\leftarrow 0 \ 0 \ 1 \ 0 \ 0 \ X \ X \ X$ Generate a clock once. \leftarrow SBI0DBR Reg. Read the Nth data word. End of interrupt

X = Don't care

(2) Slave Mode (SBI0CR2.MST = 0)

If the MST bit in the SBIOCR2 is cleared, the SBI is in slave mode. In slave mode, the SBI generates the INTS2 interrupt on four occasions: 1) when the SBI has received any slave address; 2) when the SBI has received a general-call address; 3) when the received slave address matches its own address in the I2COAR; and 4) when a data transfer has been completed in response to a general-call.

Also, if the SBI, as a master, loses arbitration for the I^2C bus, it switches to slave mode. If arbitration is lost during a data transfer, SCL continues to be generated until the data word is complete; then the INTS2 interrupt is generated.

When the INTS2 interrupt occurs, the PIN bit in the SBI0SR is cleared, and the SCL line is pulled low. When the SBI0DBR is read or written or when the PIN bit is set back to 1, the SCL line is released after a period of t_{LOW} .

Processing to be done in slave mode varies, depending on whether or not the SBI has switched over to slave mode as a result of lost arbitration.

Test the AL, TRX, AAS and AD0 bits in the SBI0SR to determine the processing required, as summarized in Table 14.2.

Example: When the received slave address matches the SBI's own address and the data direction (R/\overline{W}) bit is 1

INTS2 interrupt

if TRX = 0 Then go to other processing if AL = 1 Then go to other processing if AAS = 0 Then go to other processing SBI0CR1 \leftarrow X X X 1 0 X X X SBI0DBR \leftarrow X X X X 0 X X X

Set the number of bits to be transmitted. Load the transmit data.

X = Don't care

/w.DataSheet4U.com


TRX	AL	AAS	AD0	State	Processing
1	1	1	0	Arbitration was lost while the slave address was being transmitted, and the SBI received a slave address with the direction bit set transmitted by another master.	Set the SBI0CR1.BC[2:0] field to the number of bits in a data word and write the transmit data into the SBI0DBR.
	0	1	0	In slave-receiver mode, the SBI received a slave address with the direction bit set transmitted by the master.	
		0	0	In slave-transmitter mode, the SBI has completed a transmission of one data word.	Test the SBIOSR.LRB bit. If the LRB bit is set, that means the master-receiver does not require further data. Set the SBIOCR2.PIN bit to 1 and clear the TRX bit to 0 to release the bus. If the LRB bit is cleared, that means the master-receiver requires further data. Set the SBIOCR1.BC[2:0] field to the number of bits in the data word and write the transmit data to the SBIODBR.
0	1	1	1/0	Arbitration was lost while a slave address was being transmitted, and received either a slave address with the direction bit cleared or a general-call address transmitted by another master.	Read the SBI0DBR (a dummy read) to set the SBI0CR2.PIN bit to 1, or write a 1 to this bit.
		0	0	Arbitration was lost while a slave address or a data word was being transmitted, and the transfer terminated.	
	0	1	1/0	In slave-receiver mode, the SBI received either a slave address with the direction bit cleared or a general-call address transmitted by the master.	
		0	1/0	In slave-receiver mode, the SBI has completed a reception of a data word.	Set the SBI0CR1.BC[2:0] field to the number of bits in the data word and read the received data from the SBI0DBR.


Table 14.2 Processing in Slave Mode

14.6.4 Generating a STOP Condition

When the SBI0SR.BB bit is set, setting the MST, TRX and PIN bits in the SBI0CR2 to 1 and clearing the BB bit in the same register causes the SBI to start a sequence for generating a STOP condition on the I^2C bus. Do not alter the contents of these bits until the STOP condition is present on the bus.

If another device is holding down the SCL bus line, the SBI waits until the SCL line is released (high) again; when SCL is high, the SBI drives the SDA pin high to generate a STOP condition.





14.6.5 Repeated START Condition

A data transfer is always terminated by a STOP condition. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition and address another slave or change the data direction without first generating a STOP condition. The following describes the steps required to generate a repeated START condition.

First, clear the MST, TRX and BB bits in the SBI0CR2 and set the PIN bit in the same register to release the bus. This causes the SDA pin to be held high and the SCL pin to be released. Because no STOP condition is generated on the bus, other devices think that the bus is busy.

Then, poll the SBI0SR.BB bit until it is cleared to ensure that the SCL pin is released. Next, poll the LRB bit until it is set to ensure that no other device is pulling the SCL bus line low. Once the bus is determined to be free this way, use the steps described in Section 14.6.2 to generate a START condition.

To satisfy the minimum setup time of the START condition, in Standard-mode, at least 4.7-µs wait period must be created by software after the bus becomes free.

7 6 5 4 3 2 1 0 SBI0CR2 ←0 0 0 1 1 0 0 0 Release the bus. if SBI0SR<BB> ≠ 0 Check that the SCL pin is released. Then if SBI0SR<LRB> ≠ 1 Check that no other device is pulling the SCL line low. Then $4.7-\mu s$ Wait SBIOCR1 \leftarrow X X X 1 0 X X X Select Acknowledge mode. SBIODBR \leftarrow X X X X X X X X X Load a slave address and the direction bit. SBI0CR2 ← 1 1 1 1 1 0 0 0 Generate a START condition.

X = Don't care




Figure 14.18 Repeated START Condition

ww.DataSheet4U.com

14.7 Description of Registers Used in Clock-Synchronous 8-Bit SIO Mode

This section provides a summary of the registers which control clock-synchronous 8-bit SIO operation and provides its status information for monitoring.

		7	6	5	4	3	2	1	0
SBI0CR1	Name	SIOS	SIOINH	SIOM1	SIOM0	—	SCK2	SCK1	SCK0
(0xFFFF_F240)	Read/Write		V	V		—	۷	V	R/W
	Reset Value	0	0	0	0	—	0	0	1
et4U.com	Function	Start transfer 0: Stop 1: Start	transfer 0: Continue	Transfer mo 00: Transmi 01: Reserve 10: Transmi mode 11: Receive	it mode ed it/Receive		Serial clock reset monito		Software

Serial Bus Interface Control Register 1

On writes: SCK[2:0] = Serial clock frequency

000	n = 3	1.25 MHz
001	n = 4	625 kHz Assumptions:
010	n = 5	312.5 kHz System clock: fc (= 40 MHz)
011	n = 6	156.3 kHz Clock gear: fc/1
100	n = 7	78.13 kHz
101	n = 8	
110	n = 9	$\begin{array}{c} 39.06 \text{ kHz} \\ 19.53 \text{ kHz} \end{array} \qquad $
111	_	External clock

Note: Clear the SIOS bit and set the SIOINH bit before programming the transfer mode and serial clock frequency bits.

Serial Bus Interface Data Buffer Register

						5			
		7	6	5	4	3	2	1	0
SBIODBR	Name	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
(0xFFFF_F241)	Read/Write				R (receive)/	W (transmit)			
	Reset Value				Unde	fined			

Figure 14.19 SIO Mode Registers (1)



Serial Bus Interface Control Register 2

		7	6	5	4	3	2	1	0
SBI0CR2 (0xFFFF_F243)	Name	—	—	—	—	SBIM1	SBIM0	—	—
	Read/Write	—	—	—	—	W		_	—
	Reset Value	_	—	—	—	0	0	—	—
	Function					SBI operatin 00: Port mo 01: Clock-S 8-Bit SI 10: I ² C Bus 11: Reserve	de ynchronous D mode mode		

Г

Serial Bus Interface Register

0.0011		7	6	5	4	3	2	1	0
SBI0SR (0xFFFF_F243)	Name	—	—	—	—	SIOF	SEF	—	—
	Read/Write	_	—	_	_	R		—	—
	Reset Value	—	—	—	—	0	0	—	—
	Function					Serial transfer status	Shift operation status		
						0: Terminated			
						1: In progre	SS		

Serial Bus Interface Baud Rate Register 0

		7	6	5	4	3	2	1	0
SBI0BR0 (0xFFFF_F244)	Name	_	I2SBI0	_	—	—	_	—	—
	Read/Write		R/W	_	—	—	_	_	W
	Reset Value	_	0	—	—	—	—	—	
			IDLE						Must be
	Function		0: Off						written as
			1: On						0.

Seria	I Bus Inter	rface Baud	d Rate Reg	gister 1		
7	6	5	4	3	2	
DIEN						

		7	6	5	4	3	2	1	0
SBI0BR1 (0xFFFF_F245)	Name	P4EN	—	_	—	—	_	_	—
	Read/Write	R/W	—	_	—	—	—	—	—
	Reset Value	0	—	—	—	—	—	—	—
	Function	Internal clock 0: Off 1: On							Must be written as 0.

Figure 14.20 SIO Mode Registers (2)

14.8 Clock-Synchronous 8-Bit SIO Mode Operation

- 14.8.1 Serial Clock
 - (1) Clock Source

The clock source for the SIO mode can be selected from internal and external clocks through the programming of the SCK[2:0] field in the SBI0CR1.

Internal clocks

One of the seven internal clocks can be used as a serial clock, which is driven onto the SCK pin. At the beginning of a transfer, the SCK clock will start out at logic high.

www.DataSheet4U.com

If software is slow and the reading of the received data or the writing of the transmit data can not keep up with the serial clock rate, the SBI automatically inserts a wait period, as shown below. During this period, the serial clock is temporarily stopped to suspend a shift operation.




Figure 14.21 Automatic Wait Insertion

• External clock (SBI0CR1.SCK[2:0] = 111)

If the SCK[2:0] field in the SBI0CR1 contains 111, the SBI uses an external clock supplied from the SCK pin as a serial clock. For proper shift operations, the clock high width and the clock low width must satisfy the following relationship.




Figure 14.22 Maximum External Clock Frequency

(2) Shift Edge Types

In transmit mode, leading-edge shift is used. In receive mode, trailing-edge shift is used.

• Leading-edge shift

Every bit of SIO data is shifted by the leading edge of the serial clock (falling edge of SCK).

• Trailing-edge shift

Every bit of SIO data is shifted by the trailing edge of the serial clock (rising edge of SCK).




Figure 14.23 Shift Edge Types

14.8.2 SIO Transfer Modes

The SBI supports three SIO transfer modes: receive mode, transmit mode and transmit/receive mode. The SIOM[1:0] field in the SBI0CR1 is used to select a transfer mode.

(1) 8-Bit Transmit Mode

Configure the SIO interface in transmit mode and write the transmit data into the SBI0DBR. Then setting the SIOS bit in the SBI0CR1 initiates a transmission. The contents of the SBI0DBR is moved to an internal shift register and then shifted out on the SO pin, with the least-significant bit (LSB) first, synchronous to the serial clock. Once the transmit data is transferred to the shift register, the SBI0DBR becomes empty, and the buffer-empty interrupt (INTS2) is generated.

In internal clock mode, the SIO interface will be in wait state (SCK will stop) until the INTS2 interrupt service routine provides the next transmit data to the SBI0DBR. Once the SBI0DBR is loaded, the SIO interface will automatically get out of the wait state.

In external clock mode, the INTS2 interrupt service routine must provide the next transmit data to the SBI0DBR before the previous transmit data has been shifted out. Therefore, the data rate is a function of the maximum latency between when the INTS2 interrupt is generated and when the SBI0DBR is loaded by the interrupt service routine.

At the beginning of a transmission, the value of the last bit of the previously transmitted byte appears on the SO pin between when the SBI0SR.SIOF bit is set and when SCK subsequently goes low.

Transmission can be terminated by the INTS2 interrupt service routine clearing the SIOS bit to 0 or setting the SIOINH bit to 1. If the SIOS bit is cleared, the remaining bits in the SBI0DBR continue to be shifted out before transmission ends. In this case, software can check the SBI0SR.SIOF bit to determine whether transmission has come to an end (0 = end-of-transmission). If the SIOINH bit is set, the ongoing transmission is aborted immediately, and the SIOF bit is cleared at that point.


In external clock mode, the SIOS bit must be cleared before the SIO interface begins shifting out the next transmit data. Otherwise, the SIO will stop after sending out dummy data.

Write the next transmit data.


SBI0CR1	\leftarrow	-	5 0	-	-	_	_	-	Select transmit mode.	
SBI0DBR SBI0CR1	•	 							Write the transmit data. Start transmission.	
INTS2 interr	rupt									

SBIODER \leftarrow X X X X X X X X X

ww.DataSheet4U.com



(b) External Clock Mode



Example: MIP16 code to terminate transmission by SIOS (external clock mode)

	ADDIU r3, r0, 0x04	
STEST1	: LB r2,(SBIOSR)	; If SBI0SR.SEF = 1 then loop
	AND r2, r3	
	BNEZ r2, STEST1	
	ADDIU r3, r0, 0x20	
STEST2	: LB r2, (PA)	; If SCK = 0 then loop
	AND r2, r3	
	BEQZ r2, STEST2	
	ADDIU r3, r0, 0x00000	111
	STB r3, (SBIOCR1)	; SIOS \leftarrow 0




Figure 14.25 Retention Time of the Last Transmitted Bit

(2) 8-Bit Receive Mode

ww.DataSheet4U.com

Configure the SIO interface in receive mode. Then setting the SIOS bit in the SBI0CR1 enables reception. The receive data is clocked into the internal shift register via the SI pin, synchronous to the serial clock. Once the shift register is fully loaded, the received byte is transferred to the SBI0DBR, and the buffer-full interrupt (INTS2) is generated. The INTS2 interrupt service routine must then pick up the received data from the SBI0DBR.

In internal clock mode, the SIO interface will be in wait state (SCK will stop) until the INTS2 interrupt service routine reads the data from the SBI0DBR.


In external clock mode, shift operations continue, synchronous to the external clock. In this mode, the maximum data rate is a function of the maximum latency between when the INTS2 interrupt is generated and when the SBI0DBR is read by the interrupt service routine.

Reception can be terminated by the INTS2 interrupt service routine clearing the SIOS bit to 0 or setting the SIOINH bit to 1. If the SIOS bit is cleared, reception continues until the shift register is fully loaded and transferred to the SBI0DBR. In this case, software can check the SBI0SR.SIOF bit to determine whether reception has come to an end (0 = end-of-reception). If the SIOINH bit is set, the ongoing reception is aborted immediately, and the SIOF bit is cleared at that point. (The received data becomes invalid; there is no need to read it out.)

Note: The contents of the SBI0DBR is not preserved after changing the transfer mode. Before changing the transfer mode, clear the SIOS bit to complete the ongoing reception and have the INTS2 interrupt service routine pick up the last received data.

	76543210	
SBI0CR1	$\leftarrow \texttt{0} \texttt{1} \texttt{1} \texttt{1} \texttt{0} \texttt{X} \texttt{X} \texttt{X}$	Select receive mode.
SBI0CR1	\leftarrow 1 0 1 1 0 0 0 0	Start reception.
INTS2 inter	rupt	
Reg.	← SBI0DBR	Read the received data

TOSHIBA






Figure 14.26 Receive Mode (Internal Clock Mode)

(3) 8-Bit Transmit/Receive Mode

Configure the SIO interface in transmit/receive mode and write the transmit data into the SBI0DBR. Then setting the SIOS bit in the SBI0CR1 initiates transmission and reception. The transmit data is shifted out through the SO pin, with the least-significant bit (LSB) first, with the falling edge of the serial clock, while at the same time the receive data is shifted in through the SI pin with the rising edge of the serial clock. Once the shift register is fully loaded with eight bits of the received data, it is transferred to the SBI0DBR, and the INTS2 interrupt is generated. The INTS2 interrupt service routine must then pick up the received data from the SBI0DBR and writes the next transmit data into the SBI0DBR. Because the SBI0DBR is shared between transmit and receive operations, the received data must be read before the next transmit data is written.

In internal clock mode, the SIO interface will be in wait state (SCK will stop) after a read of the received data until a write of the transmit data.

In external clock mode, shift operations continue, synchronous to the external clock. Therefore, software must read the received data and write the transmit data before the next shift operation begins. In this mode, the maximum data rate is a function of the maximum latency between when the INTS2 interrupt is generated and when the interrupt service routine reads the received data and writes the transmit data.

At the beginning of a transmission, the value of the last bit of the previously transmitted byte appears on the SO pin between when the SBI0SR.SIOF bit is set and when SCK subsequently goes low.

Transmission/reception can be terminated by the INTS2 interrupt service routine clearing the SIOS bit to 0 or setting the SIOINH bit to 1. If the SIOS bit is cleared, reception continues until the shift register is fully loaded and transferred to the SBI0DBR. In this case, software can check the SBI0SR.SIOF bit to determine whether transmission/reception has come to an end (0 = end-of-reception/transmission). If the SIOINH bit is set, the ongoing transmission/reception is aborted immediately, and the SIOF bit is cleared at that point.

Note: The contents of the SBI0DBR is not preserved after changing the transfer mode. Before changing the transfer mode, clear the SIOS bit to complete the ongoing transmission/reception and have the INTS2 interrupt service routine pick up the last received data.





Figure 14.27 Receive/Transmit Mode (Internal Clock Mode)





SBI0CR1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Select receive/transmit mode.
	$\begin{array}{c} \leftarrow \texttt{X} \texttt{X} \texttt{X} \texttt{X} \texttt{X} \texttt{X} \texttt{X} \texttt{X}$	Write the transmit data. Start reception/transmission.
INTS2 inter	rupt	
Reg . SBI0DBR	$\leftarrow SBI0DBR \\ \leftarrow X X X X X X X X$	Read the received data. Write the transmit data.

15. Analog-to-Digital Converter (ADC)

The TMP1941AF has a 8-channel, multiplexed-input, 10-bit successive-approximation ananlog-to-digital converter (ADC).

Figure 15.1 shows a block diagram of the ADC. The eight analog input channels (AN0–AN7) can be used as general-purpose digital inputs (Port 5) if not needed as analog channels.

Note: Ensure that the ADC has halted before executing an insturction to place the TMP1941AF in IDLE, SLEEP or STOP mode to reduce power supply current. Otherwise, the TMP1941AF might go into a standby mode while the internal analog comparator is still active. In SLOW mode, the ADC must be disabled.

ww.DataSheet4U.com




Figure 15.1 ADC Block Diagram

15.1 Register Description

The ADC has two mode control registers (ADMOD0 and ADMOD1), four conversion result high/low register pairs (ADREG04H/L, ADREG15H/L, ADREG26H/L, ADREG37H/L) and a clock select register (ADCCLK). The conversion result registers contain the digital values of completed conversions. The clock select register selects an A/D conversion clock.

Figure 15.2 to Figure 15.6 show the registers available in the ADC.

					n rregister	0					
		7	6	5	4	3	2	1	0		
ADMOD0	Name	EOCF	ADBF	—	—	ITM0	REPEAT	SCAN	ADS		
(0xFFFF_F310)	Read/Write	F	२	R/W							
achaot411.com	Reset Value	0	0	0	0	0	0	0	0		
aSheet4U.com		conversion flag 0: Before or	conversion busy flag 0: Idle 1: During conversion	written as 0.	Must be written as 0.	See below.	conversion	scan mode 0: Fixed- channel 1: Channel scan	start 0: Don't		

A/D Mode Control Register 0

→	Interru	pt in fixed-channel continuous conversion mode
		Fixed-Channel Continuous Conversion Mode $SCAN = 0$, REPEAT = 1
	0	Generates INTAD interrupt when a single conversion has been completed.
	1	Generates INTAD interrupt when a sequence of four conversions has been completed.

Note: The EOCF bit is cleared when read.

Figure 15.2 A/D Mode Control Register 0 (ADMOD0)

		7	6	5	4	3	2	1	0	
ADMOD1	Name	VREFON	I2AD	—	—	ADTRGE	ADCH2	ADCH1	ADCH0	
(0xFFFF_F311)	Read/Write	R/W	R/W	—	—		R/W			
	Reset Value	0	0		—	0	0	0	0	
	Function	control	ADC operation in IDLE mode 0: Off 1: On			External conversion trigger 0: Disable 1: Enable	Analog inpu	t channel se	ect	

A/D Mode Control Register 1

vw.DataSheet4U.com

Analog Inpu	t Chann	el Select	
		S	CAN
ADCH[2:0]	ſ	0)	$\begin{pmatrix} 1 \end{pmatrix}$
	Fixed	Channel Mode	Channel Scan Mode
000	AN0		AN0
001	AN1		AN0→AN1
010	AN2		AN0→AN1→AN2
011 (Note)	AN3		$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
100	AN4		AN4
101	AN5		AN4→AN5
110	AN6		AN4→AN5→AN6
111	AN7		AN4→AN5→AN6→AN7
	-		
	A/D ext	ternal conversion	trigger (ADTRG input)
	0	Disable	
	1	Enable	
		-	

Note 1: Set the VREFON bit to 1 before setting the ADS bit in the ADMOD0 to start a conversion.

Note 2: The AN3 pin is shared with the ADTRG pin. Therefore, when the external conversion trigger input (ADTRG) is enabled (i.e., when ADMOD1.ADTRGE = 1), the ADCH[2:0] field must not be programmed to 011.

Figure 15.3 A/D Mode Control Register (ADMOD1)

A/D Conversion Result Low Register 0/4

		7	6	5	4	3	2	1	0
ADREG04L	Name	ADR01	ADR00	—	—	—	—	—	ADR0RF
(0xFFFF_F300)	Read/Write	F	२	—	—	—	_	—	R
	Reset Value	Unde	fined	—	_	_	_	—	0
	Function	Lower 2 bits conversion							Conversion result store flag 1: Stored

A/D Conversion Result High Register 0/4

ADREG

(0xFFF

	7	6	5	4	3	2	1	0					
Name	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02					
Read/Write		R											
Reset Value				Unde	fined								
Function			Upper 8	bits of an A	/D conversio	n result							
	Read/Write Reset Value	Read/Write Reset Value	Name ADR09 ADR08 Read/Write	Name ADR09 ADR08 ADR07 Read/Write	Name ADR09 ADR08 ADR07 ADR06 Read/Write F F F Reset Value Under	Name ADR09 ADR08 ADR07 ADR06 ADR05 Read/Write Reset Value Undefined	Name ADR09 ADR08 ADR07 ADR06 ADR05 ADR04 Read/Write Reset Value Image: Name of the second s	Name ADR09 ADR08 ADR07 ADR06 ADR05 ADR04 ADR03 Read/Write Reset Value Undefined Value Value Value					

A/D Conversion Result Low Register 1/5

		7	6	5	4	3	2	1	0
ADREG15L	Name	ADR11	ADR10	—	—	—	—	—	ADR1RF
(0xFFFF_F302)	Read/Write	F	र	—	—	—	—	—	R
	Reset Value	Unde	fined	—	—	—	—	—	0
	Function	Lower 2 bits conversion							Conversion result store flag 1: Stored

A/D Conversion Result High Register 1/5

DREG15H DxFFFF_F303) Name ADR19 ADR18 ADR17 ADR16 ADR15 ADR14 ADR13 AD Read/Write R Reset Value Undefined Function Upper 8 bits of an A/D conversion result Channel x conversion result bits 9 8 7 6 5 4 3 2 1 0 ADREGxH ADREGXH ADR16 ADR15 ADR14 ADR13 AD		-							<u>.</u>	<u>-</u>												
Read/Write R Reset Value Undefined Function Upper 8 bits of an A/D conversion result Oper 8 bits of an A/D conversion result 9 8 7 6 5 4 3 2 1 0 Channel x conversion result bits 9 8 7 6 5 4 3 2 1 0 ADREGXH V ADREGXH V ADREG 7 6 5 4 3 2 1 0 Note 1: Bits 5–1 are always read as 1s. Note 2: Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the			7	6			5		4	ŀ		3		2			1			0		
Reset Value Undefined Function Upper 8 bits of an A/D conversion result 0 8 7 6 5 4 3 2 1 0 Channel x conversion result bits 9 8 7 6 5 4 3 2 1 0 ADREGxH Image: Conversion result bits Image: Conversion result bits Image: Conversion result bits Image: Conversion result bits ADREG 7 6 5 4 3 2 1 Image: Conversion result bits Image: Conversion result bits ADREG 7 6 5 4 3 2 1 Image: Conversion result bits Image: Conversion result bits ADREG 7 6 5 4 3 2 1 Image: Conversion result bits Image: Conversion r	DREG15H	Name	ADR19	ADR	18	A	DR17		ADF	R16	A	DR15		ADR'	14	A	DR1	3	А	DR12		
Function Upper 8 bits of an A/D conversion result 9 8 7 6 5 4 3 2 1 0 Channel x conversion result bits 9 8 7 6 5 4 3 2 1 0 ADREGxH Image: Conversion result Image: Conversion result ADREG Image: Conversion result ADREG 7 6 5 4 3 2 1 Image: Conversion result ADREG Note 1: Bits 5–1 are always read as 1s. Image: Conversion result Image: Conversion	xFFFF_F303)	Read/Write									R											
Channel x conversion result bits ADREGXH ADREG		Reset Value								Und	efined	ł										
Channel x conversion result bits ADREGXH ADREGXH ADREGXH ADREGXH ADREGXH ADREG 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 6 6 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6		Function		Upper 8 bits of an A/D conversion result																		
Channel x conversion result bits ADREGXH ADREGXH ADREGXH ADREGXH ADREGXH ADREG 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 6 6 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6																						
ADREGXH ADREGXH 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 Note 1: Bits 5–1 are always read as 1s. Note 2: Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the					9	8	7	6	5	4	3	2	1	0								
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 Image: Note 1: Bits 5–1 are always read as 1s. Image: Note 2: Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the		Channel x co	nversion resu	rsion result bits																		
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 Image: Note 1: Bits 5–1 are always read as 1s. Image: Note 2: Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the														-								
Note 1: Bits 5–1 are always read as 1s. Note 2: Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the					ADF	REG>	Ή		↓					¥				A	DRE	REGxL		
Note 2: Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the					7	6	5	4	3	2	1 C)	7	6	5	4	3	2	1	0		
Note 2: Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the																						
Note 2: Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the					L	1							L	1 1								
Note 2: Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the																						
		Note 1: Bits	Bits 5–1 are always read as 1s.																			
ADREGxH/L register pair. This bit is cleared when either the ADREGxH or the ADREGxL is			Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the																			
		ADF	REGxH/L reg	xH/L register pair. This bit is cleared when either the ADREGxH or the ADREGxL is read.																		

Figure 15.4 A/D Convesion Result High/Low Registers (1)

A/D Conversion Result Low Register 2/6

		7	6	5	4	3	2	1	0
ADREG26L	Name	ADR21	ADR20	—	—	—	—	_	ADR2RF
(0xFFFF_F304)	Read/Write	F	र	—	—	—	—	_	R
	Reset Value	Unde	fined	—	_	—	_	<u> </u>	0
	Function	Lower 2 bits conversion							Conversion result store flag 1: Stored

A/D Conversion Result High Register 2/6 5

7

Į.

6

ADRE

(0xFFF

EG26H	Name	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22					
FF_F305)	Read/Write				F	२								
	Reset Value		Undefined											
	Function			Upper 8	B bits of an A	/D conversio	n result							

4

3

2

ł

ł

1

0

A/D Conversion Result Low Register 3/7

		7	6	5	4	3	2	1	0
ADREG37L	Name	ADR31	ADR30	—	—	—	—	—	ADR3RF
(0xFFFF_F306)	Read/Write	F	२	—	—	—	—	—	R
	Reset Value	Unde	fined	—	—	—	—		0
	Function	Lower 2 bits conversion							Conversion result store flag 1: Stored

A/D Conversion Result High Register 3/7

		7	6			5		4			3		2			1		(C
ADREG37H	Name	ADR39	ADR	38	A	DR37		ADF	۲36	AD	R35		ADR	34	A	ADR3	3	AD	R32
(0xFFFF_F307)	Read/Write									R									
	Reset Value								Unde	efined									
	Function					Upp	ber 8	8 bits	of A/I	D conv	/ersio	n res	sult						
			9	8	7	6	5	4	3	2	1	0	_						
	Channel x co	nversion resu	ult bits																
				ADF	REGx	Ή		↓				`	¥				A	DREG	ixL
				7	6	5	4	3	2	1 0		7	6	5	4	3	2	1	0
	Note 1 Bits	s 5–1 are alv		ad a	- 1 -														
			•																
	Note 2 Bit 0 (ADRxRF), when set, indicates that the conversion result has been stored in the																		

ADREGxH/L register pair. This bit is cleared when either the ADREGxH or the ADREGxL is read.



7 6 5 4 3 2 1 0 ADCCK1 ADCCK0 ADCCLK Name (0xFFFF_EE04) R/W Read/Write ____ R/W ____ ____ ____ ____ ____ Reset Value 0 0 Function A/D conversion clock (fadc) select 00: fsys/2 01: fsys/4 10: fsys/8 11: Reserved

A/D Conversion Clock Select Register

ww.DataSheet4U.com

Note 1: The ADC operates off the selected A/D conversion clock, which must be selected from Table 15.3, *Conversion Time*, to assure conversion accuracy.

Note 2: Programming the ADCCLK register should only be attempted when an A/D conversion is not in progress.

Figure 15.6 A/D Conversion Clock Select Register (ADCCLK)

15.2 Operation

15.2.1 Analog Reference Voltages

The VREFH and VREFL pins provide the reference voltages for the ADC. These pins estabilish the full-scale range for the internal resistor string, which divides the range into 1024 steps. The digital result of the conversion is derived by comparing the sampled analog input voltage to the resistor string voltages.

Clearing the VREFON bit in the ADMOD1 turns off the switch between VREFH and VREFL. Once the VREFON bit is cleared, the internal reference voltage requires a recovery time of 3 μ s to stabilize after the VREFON bit is again set to 1. This recovery time is independent of the system clock frequency. The ADS bit in the ADMOD0 must then be set to initiate an conversion.

ww.DataSheet4U.com

15.2.2 Selecting an Analog Input Channel (s)

There are two basic conversion modes: fixed-channel mode and channel scan mode. The SCAN bit in the ADMOD0 affects the conversion channel(s) that will be selected as follows.

• Fixed-channel mode (ADMOD0.SCAN = 0)

When the SCAN bit in the ADMOD0 is cleared, the ADC runs conversions on a single input channel selected from AN0–AN7 via the ADCH[2:0] field in the ADMOD1.

• Channel scan mode (ADMOD0.SCAN = 1)

When the SCAN bit in the ADMOD0 is set, the ADC runs conversions on sequential channels in a specific group selected via the ADCH[2:0] field in the ADMOD1.

Refer to Table 15.1. After a reset, the ADMOD0.SCAN bit defaults to 0, and the ADMOD1.ADCH[2:0] field defaults to 000. Thus, the AN0 pin is selected as the conversion channel. The AN0–AN7 pins can be used as general-purpose input ports if not used as analog input channels.

ADMOD1.ADCH[2:0]	Fixed-Channel Mode ADMOD1.SCAN = 0	Channel Scan Mode ADMOD0.SCAN = 1
000	AN0	AN0
001	AN1	AN0→AN1
010	AN2	AN0→AN1→AN2
011	AN3	AN0→AN1→AN2→AN3
100	AN4	AN4
101	AN5	AN4→AN5
110	AN6	AN4→AN5→AN6
111	AN7	AN4→AN5→AN6→AN7

Table 15.1 Analog Input Channel Selection

15.2.3 Starting an A/D Conversion

The ADC initiates a conversion or a sequence of conversions when the ADS bit in the ADMOD0 is set, or when a falling edge is applied to the $\overline{\text{ADTRG}}$ pin if the ADTRGE bit in the ADMOD1 is set. When a conversion starts, the Busy flag (ADMOD0.ADBF) is set.

Writing a 1 to the ADS bit causes the ADC to abort any ongoing conversion and start sampling the selected channel to begin a new conversion. The Conversion Result Store flag (ADREGxL.ADRxRF) indicates whether the result register contains a valid digital result at that point.

In external conversion trigger mode, a falling edge on the $\overline{\text{ADTRG}}$ pin is ignored while a conversion is in progress.

15.2.4 Conversion Modes and Conversion-Done Interrupts

The ADC supports the following four conversion modes:

- Fixed-channel single conversion mode
- Channel scan single conversion mode
- Fixed-channel continuous conversion mode
- Channel scan continuous conversion mode

The REPEAT and SCAN bits in the ADMOD1 select the conversion mode.

The ADC generates the INTAD interrupt and sets the EOCF bit in the ADMOD0 at the end of the conversion process.

- ww.DataSheet4U.com
- Fixed-Channel Single Conversion Mode

This mode is selected by programming the REPEAT and SCAN bits in the ADMOD0 to 00. In this mode, the ADC performs a single conversion on a single selected channel. When a conversion is completed, the ADC sets the ADMOD0.EOCF bit, clears the ADMOD0.ADBF bit and generates the INTAD interrupt.

• Channel Scan Single Conversion Mode

This mode is selected by programming the REPEAT and SCAN bits in the ADMOD0 to 01. In this mode, the ADC performs a single conversion on each of a selected group of channels. When a single conversion sequence is completed, the ADC sets the ADMOD0.EOCF bit, clears the ADMOD0.ADBF bit and generates the INTAD interrupt.

• Fixed-Channel Continuous Conversion Mode

This mode is selected by programming the REPEAT and SCAN bits in the ADMOD0 to 10. In this mode, the ADC repeatedly converts a single selected channel. When a conversion process is completed, the ADC sets the ADMOD.EOCF bit. The ADMOD0.ADBF bit remains set.

The ITM0 bit in the ADMOD0 controls interrupt generation in this mode. If the ITM0 bit is cleared, the ADC generates an interrupt after each conversion. If the ITM0 bit is set, the ADC generates an interrupt after every four conversions.

• Channel Scan Continuous Conversion Mode

This mode is selected by programming the REPEAT and SCAN bits in the ADMOD0 to 11. In this mode, the ADC repeatedly converts the selected group of channels. When a single conversion sequence is completed, the ADC sets the ADMOD0.EOCF bit and generates the INTAD interrupt. The ADMOD0.ADBF bit remains set.

In continuous conversion modes, clearing the ADMOD0.REPEAT bit stops the conversion sequence after the ongoing conversion process is completed.

If the I2AD bit in the ADMOD1 is cleared, putting the TMP1941AF in any standby mode (IDLE, SLEEP or STOP) causes the ADC to be immediately disabled, even if a conversion is in progress. Once the TMP1941AF exits the standby mode, the ADC restarts a conversion sequence when in a continuous conversion mode, but remains inactive when in a single conversion mode.

Table 15.2 summarizes interrupt request generation in each of the conversion modes.

Mada	Interrupt Request	ADMOD0						
Mode	Generation	ITM0	REPEAT	SCAN				
Fixed-Channel Single Conversion Mode	After a conversion	х	0	0				
Channel Scan Single Conversion Mode	After a scan conversion sequence	х	0	1				
Fixed-Channel Continuous	After each conversion	0	1	0				
Conversion Mode	After every four conversions	1	I	0				
Channel Scan Continuous Conversion Mode	After each scan conversion sequence	х	1	1				

Table 15.2 Interrupt Request Generation in Each AD Conv

X = Don't care

ww.DataSheet4U.com

15.2.5 Conversion Time

The conversion process requires 86 conversion clocks per channel. For example, this results in a conversion time of 8.6 μ s with 10-MHz fadc. The A/D conversion clock can be selected from fsys/2, fsys/4 and fsys/8 through the programming of the ADCCK[1:0] field in the ADCCLK register. To assure conversion accuracy, conversion time must be no shorter than 8.6 μ s.

Conversion Clock fsys	fsys/2	fsys/4	fsys/8
40 MHz	Don't use.	8.6 μs	17.2 μs
32 MHz	Don't use.	10.75 μs	21.5 μs
20 MHz	8.6 μs	17.2 μs	34.4 μs
16 MHz	10.75 μs	21.5 μs	43.0 μs
10 MHz	17.2 μs	34.4 μs	68.8 μs
8 MHz	21.5 μs	43.0 μs	86.0 μs

Table 15.3 Conversion Time

15.2.6 Storing and Reading the A/D Conversion Result

Conversion results are loaded into conversion result high/low register pairs (ADREG04H/L to ADREG37H/L). These registers are read-only.

In fixed-channel continuous conversion mode, conversion data goes into the ADREG04H/L to the ADREG37H/L sequentially. In other modes, channels AN0 and AN4 share the ADREG04H/L; channels AN1 and AN5 share the ADREG15H/L; channels AN2 and AN6 share the ADREG26H/L; and channels AN3 and AN7 share the ADREG37H/L.

Table 15.4 shows the relationships between the analog input channels and the A/D conversion result registers.

		giotoro
	A/D Conversion	Result Register
Analog Input Channel (Port 5)	Fixed-Channel Continuous Conversion Mode (for each sequence of four conversions)	Other Modes
ANO		ADREG04H/L
AN1	ADREG04H/L	ADREG15H/L
AN2	↓ ADREG15H/L	ADREG26H/L
AN3	ADREG15H/L	ADREG37H/L
AN4	↓ ADREG26H/L	ADREG04H/L
AN5		ADREG15H/L
AN6	ADREG37H/L	ADREG26H/L
AN7		ADREG37H/L

Table 15.4 Relationships Between Analog Input Channels and A/D Conversion Result Registers

Bit 0 (ADRxRF) in each ADREGxL register indicates whether the conversion result has been read. This bit is set when the conversion result is loaded into the ADREGxH/L pair, and cleared when either the ADREGxH or ADREGxL is read.

Reading the conversion result clears the End-of-Conversion flag (ADMOD0.EOCF).

15.3 Programming Examples

• Converting the analog input voltage on the AN3 pin to a digital value and storing the converted value in a memory location (0xFFFF_B800) using an A/D interrupt (INTAD) handler routine

Settings in the main routine	
------------------------------	--

	76543210	
IMCEHH	$\leftarrow \texttt{X} \texttt{X} \texttt{0} \texttt{1} \texttt{0} \texttt{1} \texttt{0} \texttt{0}$	Enables INTAD and sets its priority level to 4.
ADMOD1	$\leftarrow \texttt{1} \texttt{X} \texttt{X} \texttt{X} \texttt{0} \texttt{0} \texttt{1} \texttt{1}$	Selects AN3 as the analog input channel.
ADMOD0	$\leftarrow \texttt{X} \texttt{X} \texttt{0} \texttt{0} \texttt{0} \texttt{0} \texttt{1}$	Starts conversion in fixed-channel single conversion mode.
Interrupt routin	ne processing example	
Г		
r4	\leftarrow ADREG37	Loads the conversion result into general-purpose register r4 from ADREG37L and ADREG37H.
r4	> > 6	Shifts the contents of r4 six bits to the right, padding 0s to the vacated MSB bits.
(FFFFB800H)	\leftarrow r4	Stores the contents of r4 to address 0xFFFF_B800.

 Converting the analog input voltages on AN0–AN2 sequentially in channel scan continuous conversion mode

ГІМСЕНН	$\leftarrow \texttt{X} \texttt{X} \texttt{0} \texttt{1} \texttt{0} \texttt{0} \texttt{0} \texttt{0}$	Disables INTAD.
ADMOD1	$\leftarrow \texttt{1} \texttt{X} \texttt{X} \texttt{X} \texttt{0} \texttt{0} \texttt{1} \texttt{1}$	Selects AN0–AN2 as analog input channels.
ADMOD0	$\leftarrow \texttt{X} \texttt{X} \texttt{0} \texttt{0} \texttt{0} \texttt{0} \texttt{1}$	Starts conversion in channel scan continuous conversion mode.

X = Don't care

Notes:	The ADC supports both polled and interrupt-driven operation. The CPU can perform polling operation to detect completion of a conversion.						
	 Don't poll the ADRxRF bit in the ADREGxxL register. In single conversion modes, poll the ADBF bit in the ADMOD0. In any conversion modes, the EOCF bit in the ADMOD0 can be polled. After the EOCF bit is set, one or two fadc clocks are required as shown below before the ADREGxH/L can be 						
	read.						
	Conversion Mode	Conversion Mode Time Required Before Reading the ADREGxx					
	Fixed-channel single conversion mode	Fixed-channel single conversion mode 1 fadc clock					
	Fixed-channel continuous conversion mode	Fixed-channel continuous conversion mode 1 fadc clock					
	Channel scan single scan conversion mode 2 fadc clocks						
	Channel scan continuous conversion mode 2 fadc clocks						

16. Watchdog Timer (WDT)

The TMP1941AF contains a watchdog timer (WDT). The WDT is used to regain control of the system in the event of software or system lockups due to spurious noises, etc. When a watchdog timer time-out occurs, the WDT generates a nonmaskable interrupt to the CPU.

Also, the time-out event can be programmed for system reset generation, which is accomplished by routing the time-out signal to the internal reset pin.

16.1 Implementation

Figure 16.1 shows a block diagram of the WDT.

ww.DataSheet4U.com





Figure 16.1 WDT Block Diagram

The WDT contains a 22-stage binary counter clocked by the fsys/2 clock. This binary counter provides 2^{15} , 2^{17} , 2^{19} or 2^{21} as a counter overflow signal, as programmed into the WDTP[1:0] field in the WDMOD. When a counter overflow occurs, the WDT generates a WDT interrupt, as shown below.



www.DataSheet4U.com

Figure 16.2 Default Operation

Also, the counter overflow can be programmed to cause a system reset as the time-out action. If so programmed, a counter overflow causes the WDT to assert the internal reset signal for a 22- to 29-state time. After a reset, the fsys clock is, by default, generated by dividing the high-speed oscillator clock (fc) by eight through the clock gear function; the WDT clock source (fsys/2) is derived from this fsys clock.




Figure 16.3 Reset Operation

16.2 Register Description

The WDT is controlled by two registers called WDMOD and WDCR.

16.2.1 Watchdog Timer Mode Register (WDMOD)

• Time-out Period (WDMOD.WDTP[1:0])

This 2-bit field determines the duration of the WDT time-out interval. Upon reset, the WDTP[1:0] field defaults to 00. Figure 16.5 shows possible time-out periods.

• WDT Enable (WDMOD.WDTE)

Upon reset, the WDTE bit is set to 1, enabling the WDT. To disable the WDT, the clearing of the WDTE bit must be followed by a write of a special key code (B1H) to the WDCR register. This prevents a "lost" program from disabling the WDT operation. The WDT can be re-enabled only by setting the WDTE bit.

• System Reset (WDMOD.RESCR)

This bit is used to program the WDT to generate a system reset on a time-out. Upon reset, this bit is cleared; thus the time-out does not cause a system reset.

16.2.2 Watchdog Timer Control Register (WDCR)

This register is used to disable the WDT and to clear the WDT binary counter.

Disabling the WDT

The WDT can be disabled by clearing the WDMOD.WDTE to 0 and then writing the special disable code (B1H) to the WDCR register.

WDMOD $\leftarrow 0 - - - - - -$ Clears the WDTE bit to 0.WDCR $\leftarrow 1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1$ Writes the disable code (B1H) to the WDCR.

• Enabling the WDT

The WDT can be enabled only by setting the WDTE bit in the WDMOD to 1.

• Clearing the WDT counter


Writing the special clear-count code (4EH) to the WDCR resets the binary counter to zero. The counting process begins again.

WDCR \leftarrow 0 1 0 0 1 1 1 0 Writes the clear-count code (4EH) to the WDCR.

Note: Writing the disable code (B1H) to the WDCR causes the binary counter to be reset to zero.

ww.DataSheet4U.com





/DT e	enable
0	Disable
1	Enable

Figure 16.4	Watchdog	Timer Mode	Register	(WDMOD)
-------------	----------	------------	----------	---------

		7	6	5	4	3	2	1	0
WDCR	Name								
(0xFFFF_F091)	Read/Write		W						
	Reset Value								
	Function	B1H: WDT disable code 4EH : WDT clear-count code							
		Special code							
						B1H	WDT disa	able code	
						4EH	WDT clea	ar-count code	Э
						Other values	Don't car	е	

Figure 16.5 Watchdog Timer Control Register (WDCR)

16.3 Operation

The watchdog timer is a kind of timer that generates an interrupt request if it times out. The WDT of the TMP1941AF allows the user to program the time-out period in the WDTP[1:0] field in the WDMOD. While enabled, the software can reset the counter to zero at any time by writing a special clear-count code. If the software is unable to reset the counter before it reaches the time-out count, the WDT generates the INTWDT interrupt. In response to the interrupt, the CPU jumps to a system recovery routine to regain control of the system.

The WDT begins counting immediately after reset.

When the TMP1941AF goes into SLEEP or STOP mode, the WDT counter is reset to zero automatically and stops counting. The WDT continues counting while an off-chip peripheral has mastership of the bus (i.e., $\overline{BUSAK} = 0$).

w DataSheet/III.com

In IDLE mode, the I2WDT bit in the WDMOD determines whether or not to disable the WDT. The I2WDT bit can be programmed before putting the TMP1941AF in IDLE mode.

Examples:

• Clearing the WDT binary counter

Writes the clear-count code (4EH) to the WDCR.

• Programming the time-out interval to 2¹⁸/fsys

	7	6	5	4	3	2	1	0	
WDMOD	$\leftarrow 1$	0	1	_	_	_	_	_	

• Disabling the watchdog timer

	76543210	
WDMOD	\leftarrow 0	Clears the WDTE bit to 0.
WDCR	\leftarrow 1 0 1 1 0 0 0 1	Writes the disable code (B1H) to the WDCR.

17. Real-Time Clock (RTC)

The TMP1941AF contains a real-time clock (RTC). Clocked by a 32.768-kHz clock, the RTC provides a periodic interrupt at a programmed interval: 0.0625 seconds, 0.125 seconds, 0.25 seconds or 0.50 seconds.

The RTC can continue operating in any standby modes in which the low-speed oscillator is active.

The RTC interrupt (INTRTC) can be used as a wake-up signal to exit a standby mode (except STOP mode). The IMCGB3 register located within the CG must be programmed to use the INTRTC interrupt.

17.1 Implemention

Figure 17.1 shows a block diagram of the RTC.




Figure 17.1 RTC Block Diagram

The RTC Control Register (RTCCR) provides control over the RTC. The organization of the RTCCR is shown below.

		7	6	5	4	3	2	1	0
RTCCR	Name	—				RTCRCLR	RTCSEL1	RTCSEL0	RTCRUN
(0xFFFF_F0A0)	Read/Write	R/W				R/W	R/	W	R/W
	Reset Value	0				0	0	0	0
	Function	Must be written as 0.				Accumu- lator clear 0: Clear RTCREG 1: Don't care	00: 2 ¹⁴ /fs 01: 2 ¹³ /fs 10: 2 ¹² /fs 11: 2 ¹¹ /fs		0: Stop and clear the counter. 1: Begin counting.
						_	00 0.50 01 0.25 10 0.12	erval (fs = 32 seconds seconds 5 seconds 25 seconds	.768 kHz)

Figure 17.2 RTC Control Register (RTCCR)


The RTC provides an 8-bit read-only accumulator (RTCREG) that counts the number of INTRTC interrupts that have occurred. The accumulator allows the user to keep track of time up to 127.5 seconds if the interrupt interval is programmed to 0.5 seconds.

Accumulator									
	2	1	0						
RTCREG	Name	RUI7	RUI6	RUI5	RUI4	RUI3	RUI2	RUI1	RUI0
(0xFFFF_F0A4)	Read/Write				F	2			
	Reset Value	0	0	0	0	0	0	0	0
Function Accumulate count value									



ww.DataSheet4U.com

The RTCREG is incremented with a delay of one fs clock after the INTRTC interrupt is generated. Reads of the RTCREG must be performed in SLOW mode. The resetting of the RTCREG is inhibited for one fs clock cycle after the INTRTC interrupt is generated. The RTCREG can be reset to zero by executing the accumulator-clear command twice in SLOW mode.



Example 1: Clearing the accumulator

	7 6 5 4 3 2 1 0	
SYSCR1	\leftarrow x x 1 x	Puts the TMP1941AF in SLOW mode.
	$\leftarrow 0 \times X \times 0 1 $	Executes accumulator-clear command twice.
RTCCR	← 0 X X X 0 1 }	Executes accumulator-clear command twice.
SYSCR1	\leftarrow x x 0 x	Puts the TMP1941AF back in NORMAL Mode.

Example 2: Programming the RTC interrupt interval

Initializatio		
IMCGB3	7 6 5 4 3 2 1 0 0 0 1 1 0 0 0 1	
IMCEHL	0 0 0 1 0 X X X Sets the interrupt level.	
EICRCG	0 0 0 0 0 1 1 1 Clears the interrupt request via the	CG block.
INTCLR	0 0 1 1 1 0 1 0 Clears the interrupt request via the	INTC block.
RTCCR	0 0 0 1 X X 1 Starts counting.	
INTRTC in	pt7 6 5 4 3 2 1 0	
EICRCG	0 0 0 0 0 1 1 1 Clears the interrupt request via the	CG block.
INTCLR	0 0 1 1 1 0 1 0 Clears interrupt request via the INT	
Interrupt p		
End of inte	- t	
X = Don't d		
X = Don't d	ble interrupts program the IMCEHL and then the IMCGB3 in th	nis order

Note: To disable interrupts, program the IMCEHL and then the IMCGB3 in this order.

18. Electrical Characteristics

The letter x in equations presented in this chapter represents the cycle period of the fsys clock selected through the programming of the SYSCR1.SYSCK bit. The fsys clock may be derived from either the high-speed or low-speed crystal oscillator. The programming of the clock gear function also affects the fsys frequency. All relevant values in this chapter are calculated with the high-speed (fc) system clock (SYSCR1.SYSCK=0) and a clock gear factor of 1/fc (SYSCR1.GEAR[1:0]=00).

18.1 Maximum Ratings

ww.DataSheet4U.com

Parameter		Symbol	Rating	Unit
Supply voltage		V _{CC}	-0.5 to 4.0	V
Input voltage		V _{IN}	-0.5 to V _{CC} + 0.5	V
Low lovel output ourrest	Per pin	I _{OL}	5	
Low-level output current	Total	ΣI_{OL}	80	mA
High-level output current	Per pin	I _{OH}	-5	IIIA
righ-level output current	Total	Σl _{OH}	-80	
Power dissipation (Ta = 85	5°C)	PD	600	mW
Soldering temperature (10	s)	T _{SOLDER}	260	°C
Storage temperature		T _{STG}	-65 to 150	°C
Operating temperature		T _{OPR}	-40 to 85	°C

 $V_{CC} = DV_{CC} = AV_{CC}; V_{SS} = DV_{SS} = AV_{SS}$

Note: Maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions. The equipment manufacturer should design so that no maximum rating value is exceeded with respect to current, voltage, power dissipation, temperature, etc. Exposure to conditions beyond those listed above may cause permanent damage to the device or affect device reliability, which could increase potential risks of personal injury due to IC blowup and/or burning.

18.2 DC Electrical Characteristics (1/2)

		Parameter	Symbol	C	Condition	Min	Typ (Note 1)	Max	Unit
				1	fosc = 4 to 10 MHz fsys = 2 to 40 MHz fs = 30 to 34 kHz	3.0			
				1	fosc = 4 to 7 MHz fsys = 2 to 28 MHz fs = 30 to 34 kHz	2.7			
		bly voltage AV _{CC} = V _{CC}	V _{CC}	PLLOFF ((Crystal)	fosc = 16 to 20 MHz fsys = 1 to 20 MHz fs = 30 to34 kHz	2.7		3.6	v
w.DataSheet4U.		$V_{SS} = V_{SS} = 0 V$		1	fosc = 16 to 20 MHz fsys = 1 to 20 MHz fs = 30 to 34 kHz				
				(External 1 clock) 1	fosc = 20 to 40 MHz fsys = 1.25 to 20 MHz fs = 30 to 34 kHz (SYSCR1.DFOSC = 0) (Note 2)	2.7			
		AD0–15	VIL					0.6	
	RD, WAIT	A16–23, A0–7, RD, WR, HWR, WAIT, BUSRQ, BUSAK, R/W, P37–PA7 (except P77)	VIL1			-0.3		0.3V _{CC}	-
	Low-level input voltage	PLLOFF , BW0, BW1, RESET , NMI , P77 (INT0)	V _{IL2}					0.25V _{CC}	
	Lo	X1	V _{IL4}					0.2V _{CC}	1
		AD0-15	VIH	$V_{CC} \ge 2.7 V$		2.0			V
	voltage	A16–23, A0–7, RD, WR, HWR, WAIT, BUSRQ, BUSAK, R/W, P37–PA7 (except P77)	VIH1			0.7V _{CC}		V _{CC} + 0.3	
	High-level input	PLLOFF, BW0, BW1, RESET, NMI, P77 (INT0) X1	V _{IH2}			0.80V _{CC}			
		level output voltage	V _{IH4} V _{OL}	I _{OL} = 1.6 mA		0.8V _{CC}		0.45	
		-level output voltage	VOL VOH	$I_{OH} = -400 \mu$	$V_{CC} \ge 2.7 V$	2.4		0.40	V

Note 2: The DFOSC bit in the SYSCR1 register must be cleared to 0.

18.3 DC Electrical Characteristics (2/2)

				1		
Parameter	Symbol	Condition	Min	Typ (Note 1)	Max	Unit
Input leakage current	ILI	$0.0 \leq V_{IN} \leq V_{CC}$		0.02	± 5	
Output leakage current	ILO	$0.2 \leq V_{IN} \leq V_{CC} - 0.2$		0.05	± 10	μA
Power-down voltage (STOP mode, RAM backup)	V _{STOP}	$V_{IL2} = 0.2V_{CC}, V_{IH2} = 0.8V_{CC}$	2.2		3.6	V
Pull-up resistor at Reset	RRST	$V_{CC}=3.3~V\pm~0.3~V$	100		450	kΩ
Pin capacitance (except power/ground pins)	C _{IO}	fc = 1 MHz			10	pF
Schmitt hysteresis PLLOFF, BW0, BW1, RESET, NMI, INT0	V _{TH}	$V_{CC} \ge 2.7 V$	0.4			V
Programmable pull-up resistor	PKH	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	100		450	kΩ
NORMAL (Note 2); Gear = 1/1		$V_{CC} = 3.3 V \pm 0.3 V$		75	85	
IDLE (Doze)		f _{sys} = 40 MHz		27	40	mA
IDLE (Halt)		(f _{OSC} = 10 MHz, PLLON)		22	36	
NORMAL (Note 2); Gear = 1/1		$V_{CC} = 3.3 V \pm 0.3 V$		25	40	
IDLE (Doze)		f _{sys} = 20 MHz		13	20	mA
IDLE (Halt)	Icc	$(f_{OSC} = 20 \text{ MHz}, \text{PLLOFF})$		11	18	
SLOW		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ fs = 32.768 kHz		70	220	μA
SLLEP		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ fs = 32.768 kHz		20	180	μΑ
STOP		V _{CC} = 2.7 to 3.6 V		5	150	μA

Note 1: V_{CC} = 3.3 V, Ta = 25°C, unless otherwise noted.

Note 2: Measured with the operating CPU (scanning ports), 16-bit bus (ALE = 1.5 cycles, 1 wait state), open output pins and input pins levels held at fixed logic values. IREF excluded.

18.4 AC Electrical Characteristics

(1) $V_{CC} = 3.0$ to 3.6 V, Ta = 0 to 70°C, ALE width = 0.5 clock cycle (recommended when t_{SYS} is 50 ns or longer)

No	Deremeter	Sumbol	Equa	tion	fsys = 2	0 MHz *	Unit
No.	Parameter	Symbol	Min	Max	Min	Max	Unit
1	System clock period (x)	t _{SYS}	31.25	33333	50		ns
2	A0–A15 valid to ALE low	t _{AL}	0.4x - 12		8		ns
3	A0–A15 hold after ALE low	t _{LA}	0.4x - 8		12		ns
4	ALE pulse width high	tLL	0.4x - 6		14		ns
5	ALE low to RD or WR asserted	t _{LC}	0.4x - 8		12		ns
6	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ negated to ALE high	t _{CL}	x – 15		35		ns
7	A0–A15 valid to \overline{RD} or \overline{WR} asserted	tACL	x – 20		30		ns
8	A0–A23 valid to \overline{RD} or \overline{WR} asserted	t _{ACH}	x – 20		30		ns
9	A0–A23 hold after \overline{RD} or \overline{WR} negated	t _{CAR}	x – 15		35		ns
10	A0–A15 valid to D0–D15 data in	t _{ADL}		x (2 + W) – 37		63	ns
11	A0–A23 valid to D0–D15 data in	t _{ADH}		x (2 + W) – 37		63	ns
12	RD asserted to D0–D15 data in	t _{RD}		x (1 + W) – 22		28	ns
13	RD width low	t _{RR}	x (1 + W) – 10		40		ns
14	D0–D15 hold after RD negated	t _{HR}	0		0		ns
15	RD negated to next A0–A15 output	t _{RAE}	x – 15		35		ns
16	WR width low	tww	x (1 + W) – 10		40		ns
17	D0–D15 valid to \overline{WR} negated	t _{DW}	x (1 + W) – 18		32		ns
18	D0–D15 hold after \overline{WR} negated	t _{WD}	x – 15		35		ns
19	A0–A23 valid to WAIT input	t _{AWH}		1.5x – 30		45	ns
20	A0–A15 valid to WAIT input	tAWL		1.5x – 30		45	ns
21	$\overline{\text{WAIT}}$ hold after $\overline{\text{RD}}$ or $\overline{\text{WR}}$ asserted	t _{CW}	(0.5 + N - 1) x + 2	(0.5 + N) x - 17	27	58	ns

/w.DataSheet4U.com

* W = 0

W: Number of wait-state cycles inserted (0 to 7 for programmed wait insertion) N: Value of N for (1 + N) wait insertion

AC measurement conditions:

- Output levels: High = 2.4 V, Low = 0.45 V, CL = 30 pF
- Input levels: High = 2 V, Low = 0.6 V

(2)	$V_{CC} = 3.0$ to 3.6 V, Ta =	0 to 70°C, ALE width = 1.5 clock cycles
-----	-------------------------------	---


Na	Deveneter	Curren had	Equa	tion	fsys = 4	0 MHz*	1.1.0.16
No.	Parameter	Symbol	Min	Max	Min	Max	Unit
1	System clock period (x)	t _{SYS}	31.25	33333			ns
2	A0–A15 valid to ALE low	t _{AL}	1.4x – 12		23		ns
3	A0–A15 hold after ALE low	t _{LA}	0.4x - 8		2		ns
4	ALE pulse width high	t _{LL}	1.4x – 6		29		ns
5	ALE low to RD or WR asserted	tLC	0.4x - 8		2		ns
6	\overline{RD} or \overline{WR} negated to ALE high	t _{CL}	x – 15		10		ns
7	A0–A15 valid to \overline{RD} or \overline{WR} asserted	t _{ACL}	2x - 20		30		ns
8	A0–A23 valid to \overline{RD} or \overline{WR} asserted	t _{ACH}	2x - 20		30		ns
9	A0–A23 hold after \overline{RD} or \overline{WR} negated	t _{CA}	x – 15		10		ns
10	A0–A15 valid to D0–D15 data in	t _{ADL}		x (3 + W) – 37		38	ns
11	A0–A23 valid to D0–D15 data in	t _{ADH}		x (3 + W) – 37		38	ns
12	RD asserted to D0–D15 data in	t _{RD}		x (1 + W) – 22		3	ns
13	RD width low	t _{RR}	x (1 + W) – 10		15		ns
14	D0–D15 hold after RD negated	t _{HR}	0		0		ns
15	RD negated to next A0–A15 output	t _{RAE}	x – 15		10		ns
16	WR width low	tww	x (1 + W) – 10		15		ns
17	D0–D15 valid to WR negated	t _{DW}	x (1 + W) – 18		7		ns
18	D0–D15 hold after \overline{WR} negated	t _{WD}	x – 15		10		ns
19	A0–A23 valid to WAIT input	t _{AWH}		2.5x - 30		32	ns
20	A0–A15 valid to WAIT input	t _{AWL}		2.5x - 30		32	ns
21	$\overline{\text{WAIT}}$ hold after $\overline{\text{RD}}$ or $\overline{\text{WR}}$ asserted	t _{CW}	(0.5 + N - 1) x + 2	(0.5 + N) x - 17	15	20	ns

* W = 0

W: Number of wait-state cycles inserted (0 to 7 for programmed wait insertion) N: Value of N for (1 + N) wait insertion

AC measurement conditions:

- Output levels: High = 2.4 V, Low = 0.45 V, CL = 30 pF
- Input levels: High = 2 V, Low = 0.6 V






Figure 18.1 Read Cycle Timing (ALE = 1.5, Zero Wait State)








Figure 18.2 Read Cycle Timing (ALE = 1.5, 1 Programmed Wait State)



Note1: If t_{AWH} and/or t_{AWL} cannot be satisified, a bus cycle must be initiated with the WAIT pin asserted. Note2: The internal CLK is not the system clock driven out from the SCOUT pin.

Figure 18.3 Read Cycle Timing (ALE = 1.5, 2 Externally Generated Wait States with N=1)



Note: The internal CLK is not the system clock driven out from the SCOUT pin.

Figure 18.4 Write Cycle Timing (ALE = 1, Zero Wait State)

18.5 ADC Electrical Characteristics

				A	VVCC =	VCC, AVSS	= VSS	
Para	meter	Symbol	Condition	Min	Тур	Max	Unit	
Analog reference voltage (+)		VREFH	$V_{CC}=3.3\pm0.3~V$	$V_{CC} - 0.2 V$	V _{CC}	V _{CC}		
Analog reference voltage (-)		VREFL	$V_{CC}=3.3\pm0.3~V$	V _{SS}	VSS	V_{SS} + 0.2 V	V	
Analog input voltage		VAIN		VREFL		VREFH		
Analog supply current	ADMOD1.VREFON = 1	IREF (VREFL = VSS)	$V_{CC}=3.3V\pm0.3~V$		1.05	1.5	mA	
	ADMOD1.VREFON = 0	(VREFL = VSS) (VREFH = VCC)	V_{CC} = 2.7 to 3.6 V		0.02	5.0	μA	
Total error (not including quantization error)		_	$V_{CC}=3.3~V\pm0.3~V$		± 1	± 3	LSB	

Note 1: 1 LSB = (VREFH – VREFL) / 1024 (V)

Note 2: The A/D converter must be stopped when operating the TMP1941AF with the low-speed clock (fs).

Note 3: The supply current flowing through the AVCC pin is included in the digital supply current parameter (ICC).

18.6 SIO Timing

18.6.1 I/O Interface Mode

In the tables below, the letter x represents the fsys cycle period, which varies, depending on the programming of the clock gear function.

(1) SCLK Input Mode


Doromotor	Sumbol	Equation	20 M	ИНz	40 MHz		Linit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK period	tSCY	16x		800		400		ns
TxD data to SCLK rise or fall*	toss	(t _{SCY} /2) - 5x - 23		127		52		ns
TxD data hold after SCLK rise or fall*	t _{OHS}	$(t_{SCY}/2) + 3x$		550		275		ns
RxD data valid to SCLK rise or fall*	t _{SRD}	2x + 8		108		58		ns
RxD data hold after SCLK rise or fall*	t _{HSR}	0		0		0		ns

/w.DataSheet4U.com

* SCLK rise or fall: Measured relative to the programmed active edge of SCLK.

(2) SCLK Output Mode

Parameter	Symbol	Equation	20 N	ИНz	40 MHz		Unit	
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK period (programmable)	t _{SCY}	16x		800		400		ns
TxD data to SCLK rise	toss	(tSCY/2) – 15		385		185		ns
TxD data hold after SCLK rise	tOHS	(tSCY/2) – 15		385		185		ns
RxD data valid to SCK rise	tSRD	x + 23		73		48		ns
RxD data hold after SCK rise	t _{HSR}	0		0		0		ns



18.7 SBI Timing

18.7.1 I²C Mode


In the table below, the letters x and T represent the fsys and ϕ T0 cycle periods, respectively. The letter n denotes the value of n programmed into the SCK[2:0] (SCL output frequency select) field in the SBI0CR1.

	Parameter	Parameter		Symbol Equation f		Standaro fsys = 8 M		Fast M fsys = 32 M	Unit	
				Min	Max	Min	Max	Min	Max	
	SCL clock frequency		t _{SC}	0		0	100	0	400	kHz
	Hold time for START co	ndition	t _{HD:STA}			4.0		0.6		μs
t4U.c	Low period of the SCL	Input	t _{LOW}			4.7		1.3		μs
	clock	Output		2 ^(n_1) T		4 (Note 1)		1 (Note 1)		μs
	SCL clock high width	Input	tHIGH			4.0		0.6		μs
		Output		$(2^{(n-1)} + 4) T$		6		1.5		μs
	Setup time for a repeate condition	ed START	^t SU;STA	Software- dependent		4.7		0.6		μs
	Data hold time		t _{HD;DAT}			0		0		μs
	Data setup time		t _{SU;DAT}			250		100		ns
	Setup time for STOP co	ndition	t _{SU;STO}			4.0		0.6		μs
	Bus free time between S START conditions	STOP and	t _{BUF}	Software- dependent		4.7		1.3		μs

Note 1: Different from the Philips I²C-bus specification.

Note 2: The ouptut data hold time is equal to 12x.

Note 3: The Philips I²C-bus specification states that a device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the fall edge of SCL. However, the TMP1941AF SBI does not satisfy this requirement. Also, the output buffer for SCL does not incorporate slope control of the falling edges; therefore, the equipment manufacturer should design so that the input data hold time shown in the table is satisfied, including tr/tf of the SCL and SDA lines.




S: START condition, Sr: Repeated START condition, P: STOP condition

Note 4: To operate the SBI in I²C Fast mode, the fsys frequency must be no less than 20 MHz. To operate the SBI in I²C Standard mode, the fsys frequency must be no less than 4 MHz.

Note 5: Although THE LC BUS SPECIFICATION from Philips states that I/O pins of Fast-mode devices must not obstruct the SDA and SCL lines if V_{DD} is switched off, the TMP1941AF does not comply with this requirement.

Note 6: The SDA hold time from the falling edge of SCL varies with the fsys frequency, as shown at left. The fsys frequency must be determined, considering the devices connected on the I²C bus. If the devices on the I²C bus drive the SDA line within a minimum delay of 100 ns from the falling edge of SCL, the required hold time must be less than 100 ns; thus the fsys frequency must be 20 MHz or larger.



18.7.2 Clock-Synchronous 8-Bit SIO Mode

In the tables below, the letters x and T represent the fsys and ϕ T0 cycle periods, respectively. The letter n denotes the value of n programmed into the SCK[2:0] (SCL output frequency select) field in the SBI0CR1.


The electrical specifications below are for an SCK signal with a 50% duty cycle.

(1) SCK Input Mode

Deremeter	Sumbol	Equation		40 N	Linit		
Parameter	Symbol	Min	Max	Min Max		Unit	
SCK period	tSCY	16x		400		ns	
SO data to SCK rise	tOSS	(tSCY/2) - (6x + 30)		20		ns	
SO data hold after SCK rise	tOHS	(tSCY/2) + 4x		300		ns	
SI data valid to SCK rise	tSRD	0		0		ns	
SI data hold after SCK rise	tHSR	4x + 10		110		ns	

(2) SCK Output Mode

Deremeter	Sumbol	Equation		40 N	Unit	
Parameter	ameter Symbol Min		Max	Min	Max	Unit
SCK period (programmable)	t _{SCY}	$2^n \times T$		800		ns
SO data to SCK rise	toss	(t _{SCY} /2) - 20		380		ns
SO data hold after SCK rise	tOHS	(t _{SCY} /2) - 20		380		ns
SI data valid to SCK rise	tSRD	2x + 30		80		ns
SI data hold after SCK rise	tHSR	0		0		ns



18.8 Event Counters (TA0IN, TA2IN, TB0IN0, TB0IN1, TB2IN0)

In the table below, the letter x represents the fsys cycle period.

Doromotor	Sumbol	Equa	ation	40 N	Linit	
Parameter	Symbol	Min	Max	Min	Max	Unit
Clock low pulse width	t _{VCKL}	2x + 100		150		ns
Clock high pulse width	t _{VCKH}	2x + 100		150		ns

18.9 Timer Capture (TB0IN0, TB0IN1, TB1IN0, TB1IN1, TB2IN0, TB2IN1)

In the table below, the letter x represents the fsys cycle period.

Deremeter	Sympol	Equa	ation	40 N	Linit	
Parameter	Symbol	Min	Max	Min	Max	Unit
Low pulse width	tCPL	2x + 100		150		ns
High pulse width	t _{CPH}	2x + 100		150		ns

18.10 General Interrupts

In the table below, the letter x represents the fsys cycle period.

Parameter	Symbol	Equa	ation	40 M	Unit	
Falameter	Symbol	Min	Max	Min	Max	Unit
Low pulse width for INT0–INTA	t _{INTAL}	x + 100		125		ns
High pulse width for INT0–INTA	t _{INTAH}	x + 100		125		ns


18.11 NMI and STOP/SLEEP Wake-up Interrupts

Deremeter	Sumbol	Equa	ation	40 N	Unit	
Parameter	Symbol	Min	Max	Min	Max	Unit
Low pulse width for NMI and INT0–INT4	^t INTBL	100		100		ns
High pulse width for INT0–INT4	t _{INTBH}	100		100		ns


18.12 SCOUT Pin

In the table below, the letter T represents the cycle period of the SCOUT output clock.

Doromotor	Sumbol	Equa	ation	40 M	Linit	
Parameter	Symbol	Min	Max	Min	Max	Unit
Clock low pulse width	t _{SCH}	0.5T – 5		7.5		ns
Clock high pulse width	t _{SCL}	0.5T – 5		7.5		ns



18.13 Bus Request and Bus Acknowledge Signals



Deremeter	Sumbol	Equ	ation	40 N	ИНz	Unit	
Parameter	Symbol	Min	Max	Min	Max	Unit	
Bus float to BUSAK asserted	t _{ABA}	0	80	0	80	ns	
Bus float after BUSAK negated	t _{BAA}	0	80	0	80	ns	

Note 1: If the current bus cycle has not terminated due to wait-state insertion, the TMP1941AF does not respond to BUSRQ until the wait state ends.

Note 2: This broken lines indicate that output buffers are disabled, not that the signals are at indeterminate states. The pin holds the last logic value present at that pin before the bus is relinquished. This is dynamically accomplished through external load capacitances. The equipment manufacturer may maintain the bus at a predefined state by means of off-chip resistors, but he or she should design, considering the time (determined by the CR constant) it takes for a signal to reach a desired state. The on-chip, integrated programmable pullup/pulldown resistors remain active, depending on internal signal states.

19. I/O Register Summary

The internal I/O registers configure and access the I/O ports, and control on-chip functions. These registers occupy 8-kbyte addresses from 0xFFFF_E000 through 0xFFFF_FFFF.

- 1. I/O ports
- 2. Watchdog Timer (WDT)
- 3. Real-Time Clock (RTC)
- 4. 8-Bit Timers (TMRAs)
- 5. 16-Bit Timer/Event Counters (TMRBs)
- 6. Serial I/O (SIO0 and SIO1)
- 7. Serial Bus Interface (SBI)
- 8. Serial I/O (SIO3 and SIO4)
- 9. A/D Converter (ADC)
- 10. Interrupt Controller (INTC)
- 11. DMA Controller (DMAC)
- 12. Chip Select/Wait Controller
- 13. Clock Generator (CG)

Table Organization

	Mnemonic	Register Name	Address	7	6			1	0	
						: {		-	-	→ Bit Name
						:		-	-	→ Read/Write
							75			→ Reset Value
						: ,	7/	-	ł	→ Function
T					1	-			-	

<u>Access</u>

- R/W: Read/write. The user can read and write the register bit.
- R: Read only.
- W: Write only.
- W*: The user can read and write the register bit, but a read always returns a value of 1.



1. I/O Ports

	Address	Mnemonic
	0xFFFF_F010	
	1	
	2	
	3	
	4	
	5	
	6	
	7	
	8	P3
	9	
	A	P3CR
Sheet4	U.com B	P3FC
	С	
	D	
	E	P4
	F	

Address	Mnemonic
0xFFFF_F020	P4CR
1	P4FC
2	
4	
5	P5
6	
7	
8	
9 A	
A	
В	P7
С	
D	
E	P7CR
F	P7FC

Address	Mnemonic
0xFFFF_F030	P8
1	P9
2	P8CR
3	P8FC
4	P9CR
5	P9FC
6	PA
7	
8	PACR
9	PAFC
А	
В	
С	
D	
E	
F	

Address	Mnemonic
0xFFFF_F050	ODE
1	
2	
3	
4	
4 5 6	
7	
8	
9	
8 9 A B	
С	
D	
E	
F	

2. WDT

Address	Mnemonic
0xFFFF_F090	WDMOD
1	WDCR
2	
3	
4	
5	
6	
7	
8	
9	
A	
В	
С	
D	
E	
F	

3. RTC	
Address	Mnemonic
0xFFFF_F0A0	RTCCR
1	
2	
3	
4	RTCREG
5 6	
7	
8	
9	
A	
В	
С	
D	
E	
F	

4. 8-Bit Timers

4. o-dit Timer	3
Address	Mnemonic
0xFFFF_F100	TA01RUN
1	
2	TAOREG
3	TA1REG
4	TA01MOD
5	TA1FFCR
6	
7	
8	TA23RUN
9	
A	TA2REG
В	TA3REG
С	TA23MOD
D	TA3FFCR
E	
F	

5. 16-Bit Timer/Event Counters

Address	Mnemonic	Address	Mnemonic	Address	Mnemonic	Address	Mnemonic
0xFFFF_F180	TBORUN	0xFFFF_F190	TB1RUN	0xFFFF_F1A0	TB2RUN	0xFFFF_F1B0	TB3RUN
1		1		1		1	
2	TB0MOD	2	TB1MOD	2	TB2MOD	2	TB3MOD
3	TB0FFCR	3	TB1FFCR	3	TB2FFCR	3	TB3FFCR
4		4		4		4	
5		5		5		5	
6		6		6		6	
7		7		7		7	
8	TB0RG0L	8	TB1RG0L	8	TB2RG0L	8	TB3RG0L
9	TB0RG0H	9	TB1RG0H	9	TB2RG0H	9	TB3RG0H
A	TB0RG1L	A	TB1RG1L	A	TB2RG1L	A	TB3RG1L
В	TB0RG1H	В	TB1RG1H	В	TB2RG1H	В	TB3RG1H
C	TB0CP0L	С	TB1CP0L	С	TB2CP0L	С	TB3CP0L
D	TB0CP0H	D	TB1CP0H	D	TB2CP0H	D	TB3CP0H
E	TB0CP1L	E	TB1CP1L	E	TB2CP1L	E	TB3CP1L
F	TB0CP1H	F	TB1CP1H	F	TB2CP1H	F	TB3CP1H

Figure 19.1 I/O Register Address Map (1/5)

Г



	6. SIO0 and SIO1			7. SBI	
	Address	Mnemonic		Address	Mn
	0xFFFF_F200	SC0BUF		0xFFFF_F240	SBI0
	1	SC0CR		1	SBI0
	2	SC0MOD0		2	I2C0
	3	BR0CR		3	SBI0
	4	BR0ADD		4	SBI0
	5	SC0MOD1		5	SBI0
	6			6	
	7			7	
	8	SC1BUF			
	9	SC1CR			
	A	SC1MOD0			
)ataSheet4	U.com B	BR1CR			
	С	BR1ADD			
	D	SC1MOD1			
	E				
	F				
			-		

			8. SIC
ess	Mnemonic		Ade
_F240	SBI0CR1		0xFFF
1	SBI0DBR		
2	I2C0AR		
3	SBI0CR2/SR		
4	SBI0BR0		
5	SBI0BR1		
6			
7			
		•	

8. SIO3 and SIO4				
Address	Mnemonic			
0xFFFF_F280	SC3BUF			
1	SC3CR			
2	SC3MOD0			
3	BR3CR			
4	BR3ADD			
5	SC3MOD1			
6				
7				
8	SC4BUF			
9	SC4CR			
А	SC4MOD0			
В	BR4CR			
С	BR4ADD			
D	SC4MOD1			
E				
F				

9. ADC	
Address	Mnemonic
0xFFFF_F300	ADREG04L
1	ADREG04H
2	ADREG15L
3	ADREG15H
4	ADREG26L
5	ADREG26H
6	ADREG37L
7	ADREG37H
8	
9	
А	
В	
С	
D	
E	
F	

Address	Mnemonic
0xFFFF_F310	ADMOD0
1	ADMOD1
2	
4	
5 6	
7	
8	
9	
A	
В	
С	
D	
E	
F	

Figure 19.1 I/O Register Address Map (2/5)

	Address	Mnemonic	Address	Mnemonic	Address	Mnemonic	Address	Mnemoni
	0xFFFF_E000	IMC0L	0xFFFF_E010		0xFFFF_E020	IMC8L	0xFFFF_E030	IMCCL
	2	IMC0H	2		2	IMC8H	2	IMCCH
	3		3		3		3	
	4	IMC1L	4	IMC5L	4		4	IMCDL
	5		5		5		5	
	6 7		6 7	IMC5H	6		6	IMCDH
	8		8		8	IMCAL	8	IMCEL
	9		9		9		9	
	А	IMC2H	A		А	IMCAH	A	IMCEH
aSheet4	D		В		В		В	
	С	IMC3L	C	IMC7L	С		С	IMCFL
	D		D		D		D	
	E	ІМСЗН	E	IMC7H	E		E	IMCFH
	F		F		F			
1		1		1			1	
	Address	Mnemonic	Address	Mnemonic	Address	Mnemonic	Address	Mnemoni
	0xFFFF_E040	IVR	0xFFFF_E050		0xFFFF_E060	INTCLR	0xFFFF_E070	
						INTOLK		
	1		1		1	INTOLK	1	
	1		1		1 2	INTOLK	1 2	
	3		1 2 3		1 2 3	INTOLK	1 2 3	
	3		1 2 3 4		1 2 3 4	INTOLK	1 2 3 4	
	3 4 5		1 2 3 4 5		1 2 3 4 5	INTOLK	1 2 3 4 5	
	3		1 2 3 4		1 2 3 4	INTOLK	1 2 3 4	
	3 4 5 6		1 2 3 4 5 6		1 2 3 4 5 6	INTOLK	1 2 3 4 5 6	
	3 4 5 6 7		1 2 3 4 5 6 7		1 2 3 4 5 6 7	INTOLK	1 2 3 4 5 6 7	
	3 4 5 6 7 8 9 A		1 2 3 4 5 6 7 8		1 2 3 4 5 6 7 8 9 A	INTOLK	1 2 3 4 5 6 7 8	
	3 4 5 6 7 8 9 A 8 9 8		1 2 3 4 5 6 7 8 9 A 8 9 8		1 2 3 4 5 6 7 8 9 A 8 9		1 2 3 4 5 6 7 8 9 A 8 9 8	
	3 4 5 6 7 8 9 A 8 9 A B C		1 2 3 4 5 6 7 8 9 A 8 9 A B C		1 2 3 4 5 6 7 8 9 A 8 9 A B C		1 2 3 4 5 6 7 7 8 9 A 8 9 A B	
	3 4 5 6 7 8 9 A 8 9 4 8 0 0 0		1 2 3 4 5 6 7 7 8 9 4 8 9 4 8 0 0 C		1 2 3 4 5 6 7 8 9 A 8 9 A 8 9 C D		1 2 3 4 5 6 7 8 9 4 8 9 4 8 9 4 8 0 0 0	
	3 4 5 6 7 8 9 A 8 9 A B C		1 2 3 4 5 6 7 8 9 A 8 9 A B C		1 2 3 4 5 6 7 8 9 A 8 9 A B C		1 2 3 4 5 6 7 7 8 9 A 8 9 A B	

Figure 19.1 I/O Register Address Map (3/5)



	Address	Mnemonic	Address	Mnemonic	Address	Mnemonic	Address	Mnemoni
	0xFFFF_E200	CCR0	0xFFFF_E210	BCR0	0xFFFF_E220	CCR1	0xFFFF_E230	BCR1
	1		1		1		1	
	2		2		2		2	
	3		3		3		3	
	4	CSR0	4		4	CSR1	4	
	5		5		5		5	
	6		6		6		6	
-	7		7		7		7	
	8	SAR0		DTCR0		SAR1	8	DTCR1
	9		9		9		9	
et4	A U.com B		A		A		A	
-	C C	DADO	В		В	DAD4	В	
		DAR0	C			DAR1	С	
	D		E		D		D	
	F		F		F		F	
L	Г							
	Address	Mnemonic	Address	Mnemonic	Address	Mnemonic	Address	Mnemon
	0xFFFF_E240	CCR2	0xFFFF_E250	BCR2	0xFFFF_E260	CCR3	0xFFFF_E270	BCR3
	1		1		1		1	
	2		2		2		2	
-	3		3		3		3	
	4	CSR2	4		4	CSR3	4	
	5		5		5		5	
	6		6 7		6		6	
ŀ	7	SAR2	-	DTCR2		SAR3	7	DTCR3
	9	SANZ	9	DICKZ	9	SANS	9	DICKS
	9 A		A		A		A	
	В		В		В		В	
ľ	С	DAR2	С		С	DAR3	С	
	D		D		D		D	
	E		E		E		E	
	F		F		F		F	
Γ	Address	Mnemonic	Address	Mnemonic	Address	Mnemonic	Address	Mnemon
ŀ	0xFFFF_E280		0xFFFF_E290		0xFFFF_E2A0		0xFFFF_E2B0	
	1	Dort	1		1		1	
	2		2		2		2	
	3		3		3		3	
Ī	4		4		4		4	
	5		5		5		5	
	6		6		6		6	
	7		7		7		7	
	8		8		8		8	
	9		9		9		9	
	A		A		А		A	
╞	B	DUD	В		В		В	
	С	DHR	С		С		С	
	D		D		D		D	
	E		F		E		E F	
L	•	attament t		in the sketter		huo omer t		a TV40
- I.	Note: Any						be signaled to th	
		essor. Any atte	empt to access a	n address in H	he range OxFFFF	E2C0 throug	h OxFFFF F7FF a	SO CAUSES



12. CS/Wait Controller

	Address	Mnemonic	Address	Mnemonic	Address
	0xFFFF_E400	BMA0	0xFFFF_E410		0xFFFF_E480
	1		1		1
	2		2		2
	3		3		3
	4	BMA1	4		4
	5		5		5
	6		6		6
	7		7		7
	8	BMA2	8		8
	9		9		9
	А		A		А
DataSheet4	U.com B		В		В
	С	BMA3	С		С
	D		D		D
	E		E		E
	F		F		F

Mnemonic	Address	Mnemonic
B01CS	0xFFFF_E490	
	1	
	2	
	3	
B23CS	4	
	5	
	6	
	7	
BEXCS	8	
	9	
	A	
	В	
	С	
	D	
	E	
	F	

Mnemonic

EICRCG

13. CG

Address	Mnemonic	Address	Mnemonic	Address
0xFFFF_EE00	SYSCR0	0xFFFF_EE10	IMCGA0	0xFFFF_EE20
1	SYSCR1	1	IMCGA1	1
2	SYSCR2	2	IMCGA2	2
3	SYSCR3	3	IMCGA3	3
4	ADCCLK	4	IMCGB0	4
5		5		5
6		6		6
7		7	IMCGB3	7
8		8		8
9		9		9
A		A		A
В		В		В
C		С		C
D		D		D
E		E		E
F		F		F

Note:	Any attempt to access an address in the shaded areas causes a bus error to be signaled to the TX19 core processor. Any attempt to access an address in the following ranges also cause a bus error. 0xFFF_E420 thru 0xFFF_E47F 0xFFF_E450 thru 0xFFF_E4FF 0xFFF_E700 thru 0xFFF_E0FF 0xFFF_E700 thru 0xFFF_E0FF 0xFFF_E830 thru 0xFFFF_EEFF An attempt to access an address in the following ranges also cause a bus error. 0xFFFF_F040 thru 0xFFFF_F04F 0xFFFF_F060 thru 0xFFFF_F04F 0xFFFF_F080 thru 0xFFFF_F08F 0xFFFF_F1080 thru 0xFFFF_F17F 0xFFFF_F110 thru 0xFFFF_F17F 0xFFFF_F210 thru 0xFFFF_F23F 0xFFFF_F248 thru 0xFFFF_F27F 0xFFFF_F209 thru 0xFFFF_F2FF 0xFFFF_F200 thru 0xFFFF_F2FF
	OXFFFF_F320 thru OXFFFF_FFFF

Figure 19.1 I/O Register Address Map (5/5)

19.1 I/O Ports

I/O Port Data Registers

Mnemonic	Name	Address	7	6	5	4	3	2	1		0
			P37	-	i —		-	. —	- 1		_
P3	Port 3	FFFF	R/W			R	W				
P3	Register	F018H	1			1			1		
			Input mode								
				-	: _	P44	P43	P42	P41	:	P40
P4	Port 4	FFFF		—	: —			R/W			
Γ4	Register	F01EH			<u> </u>	1	1	1	1		1
			_		<u> </u>			Input mode			
	Port 5	FFFF	P57	P56	P55	P54	P53	P52	P51		P50
P5	Register	F025H				F	२				
	102011				Input	mode					
U.com P7 Port 7		P77	P76	P75	P74	P73	P72	P71		P70	
		FFFF				R	W				
F/	Register	r F02BH	1	1	1	1	1	1	1		1
						Input	mode				
			P87	P86	P85	P84	P83	P82	P81		P80
P8	Port 8	FFFF				R	W				
FO	Register	F030H	1	1	1	1	1	1	1		1
						Input	mode				
			P97	P96	P95	P94		P92	P91		P90
P9	Port 9	FFFF					W				
13	Register	F031H	1	1	1		1	1	1		1
			Outpu	t mode	1 1		Input	mode			
			PA7	PA6	PA5	PA4	PA3	PA2	PA1		PA0
PA	Port A	FFFF		-		R		1	•	-	
	Register	F036H	1	1	1	1	1	1	1		1
						Input	mode				

I/O Port Control and Function Registers (1 of 2)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			P37C	P36C	P35C	P34C	P33C	P32C	1	1
	Port 3	FFFF				W			_	1
P3CR	Control	F01AH	0	0	0	0	0	0		i —
	Register	TUTAIT	0: IN, 1: OUT	- - - - -						
	Port 4					P44C	P43C	P42C	P41C	P40C
P4CR	Control	FFFF			1	!		W		
F40K	Register	F020H	_	_	; —	0	0	1	0	0
	rtegister			:	1	:		0: IN, 1: OL	Т	
						P44F	P43F	P42F	P41F	P40F
	_				1			W		
D.(50	Port 4	FFFF	_			0	0	1	0	0
P4FC	Function	F021H			-	0: Port	0: Port	0: Port	0: Port	0: Port
	Register				!	1: SCOUT	1: CS3	1: CS2	1: CS1	1: CS0
				i	1	output	output	output	output	output
			P77C	P76C	P75C	P74C	P73C	P72C	P71C	P70C
P7CR	Port 7 Control	FFFF					W			
PICK	Register	F02EH	0	0	0	0	0	0	0	0
	Register					0: IN	1: OUT			
			P77F	P76F	P75F	P74F	P73F	P72F	P71F	P70F
					:	1		1	1	1
	Port 7		0	0	0	0	0	0	0	0
P7FC	Function Register	FFFF F02FH	0: Port 1: Wake-up INT0 input	0: Port 1: TB0OUT output	0: Port 1: TB0IN1 input	0: Port 1: TB0IN0 input	0: Port 1: TA3OUT output / RXD4 input	0: Port 1: TA2IN input / TXD4 output	0: Port 1: TA1OUT output / RXD3 input	0: Port 1: TA0IN input / TXD3 output

I/O Port Control and Function Registers (2 of 2)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			P87C	P86C	P85C	P84C	P83C	P82C	P81C	P80C
P8CR	Port 8 Control	FFFF				١	N			
Port 8	Register	F032H	0	0	0	0	0	0	0	0
	rtegister					0: IN,	1: OUT			
				P86F	P85F	P84F	P83F	P82F	P81F	P80F
	Port 8			-		<u>۱</u>	N	_	-	
P8FC	Function	FFFF	0	0	0	0	0	0	0	0
Port 8	Register	F033H	Must be	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
			written as 0.	1: TB3OUT	1: TB2OUT	1: TB2IN1	1: TB2IN0	1: TB1OUT	1: TB1IN1	1: TB1IN0
				output	output	input	input	output	input	input
	Port 9		P97C	P96C	P95C	P94C	P93C	P92C	P91C	P90C
P9CR	Control	FFFF		1	1		N	•	1	1
Port 9	Register	F034H	0	0	0	0	0	0	0	0
d .com				•		0: IN,	1: OUT	•	•	
					P95F		P93F	P92F	-	P90F
					W			N	ł	W
					0		0	0		0
P9FC	Port 9	FFFF			0: Port		0: Port	0: Port		0: Port
Port 9	Function	F035H	—	—	1: SCLK1	—	1: TXD1	1: SCLK0	—	1: TXD0
	Register				output or		output	output or		output
					CTS1/			CTS0 /		
					SCLK1			SCLK0		
					input			input		
	Port A		PA7C	PA6C	PA5C	PA4C	PA3C	PA2C	PA1C	PA0C
PACR	Control	FFFF			-		N			
Port A	Register	F038H	0	0	0	0	0	0	0	0
						0: IN,	1: OUT			
			PA7F	PA6F	PA5F	<u> </u>	PA3F	PA2F	PA1F	PA0F
	Port A			1	1		N	•	1	1
PAFC	Function	FFFF	0	0	0	0	0	0	0	0
Port A	Register	F039H	0: Port	0: Port	0: Port	Must be	0: Port	0: Port	0: Port	0: Port
			1: SCL	1: SDA/SO	1: SCK	written as 0.			1: Wake-up	1: Wake-up
			output	output	output	1	INT4 input	INT3 input	INT2 input	INT1 inpu

Open-Drain Enable Register

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			—	_	ODE72	ODE70	ODEA7	ODEA6	ODE93	ODE90
	0		_	—			R	W		Ĩ
	Open- Drain	FFFF	—	_	0	0	0	0	0	0
ODE	Enable	F050H			P72	P70	PA7	PA6	P93	P90
	Register	100011			0: Push-pull					
	register				1: Open-					
					drain	drain	drain	drain	drain	drain

19.2 Interrupt Controller

Interrupt Controller (1 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0		
					EIM01	EIM00	DM0	IL02	IL01	ILOC		
				_			R	Ŵ				
			—	—	0	0	0	0	0	0		
					Interrupt sen 00: Low leve Must be writt	1	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: I When DM0 = DMAC char	mber 0 (Softw upt disabled. Priority level (* 1 inel select	1–7)		
	Interrupt								Ch. number (0	-3)		
	Mode	FFFF	FFFF	FFFF				1		100–111:		
U.cdMC0L	Control	E000H	15	14	13	12	11	10	9	8		
	Register 0L		_	—	EIM11	EIM10	DM1	IL12	IL11	IL1		
	UL		_	—		•	R	/W				
			_	—	0	0	0	0	0	0		
					Interrupt sen 00: Low leve 01: High leve 10: Falling ec 11: Rising ec	l el dge	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: I When DM1 = DMAC char	mber 1 (INT0 upt disabled. Priority level (* 1 unel select Ch. number (0	1–7)		
			23	22	21	20	19	18	17	16		
			_	_	EIM21	EIM20	DM2	IL22	IL21	IL2(
			—	—			R	Ŵ				
			_	—	0	0	0	0	0	0		
ІМСОН	Interrupt Mode Control	FFFF			Interrupt sen: 00: Low leve 01: High leve 10: Falling eo 11: Rising eo	l el dge	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: I When DM2 = DMAC char	mber 2 (INT1 upt disabled. Priority level (* 1 unel select Ch. number (0	1–7)		
	Register	E002H	31	30	29	28	27	26	25	24		
	0H		_	_	EIM31	EIM30	DM3	IL32	IL31	IL3		
			_	—			•	W	0.	0		
1			_	_	0	0	0	0	0	0		
				Interrupt sen 00: Low leve 01: High leve 10: Falling ed 11: Rising ed	l el dge	DMA trigger 0: Disable 1: Enable	DMA When DM3 = 0 rigger Interrupt Number 3 (INT2 b: Disable 000: Interrupt disabled.					




Interrupt Controller (2 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	—	EIM41	EIM40	DM4	IL42	IL41	IL40
				—			R	/W		
					0 Interrupt sen 00: Low leve		0 DMA trigger	0 When DM4 =	<u>0</u> = 0 Jmber 4 (INT3	0 pin)
	Interrupt Mode	FFFF			01: High leve 10: Falling e 11: Rising ed	el dge dge	0: Disable 1: Enable	000: Interr 001–111: When DM4 = DMAC char	rupt disabled. Priority level (= 1 nnel select Ch. number ((1–7))–3)
IMC1L	Control	E004H	15	14	13	12	11	10	9	8
	Register	200	_	—	EIM51	EIM50	DM5	IL52	IL51	IL50
LL com	1L	I	_	—			R	/W		
0.0011		[_	—	0	0	0	0	0	0
					Interrupt sen 00: Low leve 01: High leve 10: Falling er 11: Rising er	el el dge	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM5 = DMAC char 000–011:	umber 5 (INT4 rupt disabled. Priority level (= 1	1–7)
			23	22	21	20	19	18	17	16
			—		EIMA1	EIMA0	DMA	ILA2	ILA1	ILA0
			_	-	0	0	R	/W		
Interrupt Mode IMC2H Control	FFFF			Interrupt sen 00: Low leve 01: High leve 10: Falling er 11: Rising er	isitivity I I dge dge	DMA trigger 0: Disable 1: Enable	When DMA Interrupt Nu 000: Interr 001–111: When DMA DMAC char	umber 10 (INT rupt disabled. Priority level (= 1 nnel select Ch. number ((1–7)	
	Register	E00AH	31	30	29	28	27	26	25	24
	2H		_		EIMB1	EIMB0	DMB	ILB2	ILB1	ILB0
		[/W		
				0 0 Interrupt sensitivity 00: Low level 01: High level 10: Falling edge 11: Rising edge		0 DMA trigger 0: Disable 1: Enable	000: Interr	0 = 0 umber 11 (INT rupt disabled. Priority level (• •	



Interrupt Controller (3 of 12)

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				_	—	EIMC1	EIMC0	DMC	ILC2	ILC1	ILC0
			[_	—			R	/W		
				_	_	0	0	0	0	0	0
		Interrupt Mode				Interrupt sen 00: Low leve 01: High leve 10: Falling e 11: Rising ee	el dge	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DMC = DMAC char	umber 12 (INT upt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
	IMC3L	Control	FFFF E00CH	15	14	13	12	11	10	9	8
		Register 3L	200011	—	—	EIMD1	EIMD0	DMD	ILD2	ILD1	ILD0
ataSheet4	U.com	02		_	—		-	R	W		-
				_		0	0	0	0	0	0
						Interrupt sen 00: Low leve 01: High leve 10: Falling e 11: Rising ee	el el dge	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DMD = DMAC char	umber 13 (INT upt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
			23	22	21	20	19	18	17	16	
				_	—	EIME1	EIME0	DME	ILE2	ILE1	ILE0
				_				R	/W		
				_	—	1	0	0	0	0	0
	ІМСЗН	Interrupt Mode Control	FFFF			Interrupt sen 00: Low leve 01: High leve 10: Falling e 11: Rising ee	el dge	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DME = DMAC char	umber 14 (INT upt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
		Register	E00EH	31	30	29	28	27	26	25	24
		ЗH		_	_	EIMF1	EIMF0	DMF	ILF2	ILF1	ILF0
				_	_			R	Ŵ		
				_		0	0	0	0	0	0
					Interrupt sen 00: Low leve 01: High leve 10: Falling e 11: Rising eo	el dge	DMA trigger 0: Disable 1: Enable	000: Interr	umber 15 (INT rupt disabled. Priority level (= 1	• /	



Interrupt Controller (4 of 12)

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				—	—	EIM141	EIM140	DM14	IL142	IL141	IL140
				_			•	T	Ŵ	•	1
.DataSheet4	IMC5L U.com	Interrupt Mode Control Register 5L	FFFF E014H	 15 	 14 	0 Must be writt 13 EIM151 0	0 ten as 11. 12 EIM150 0	0 DMA trigger 0: Disable 1: Enable 1: Enable 11 DM15 R. 0	000: Intern 001–111: When DM14 DMAC chai 000–011: 100–111: 100 IL152 W	umber 20 (INT rupt disabled. Priority level (= 1 Ch. number (C Don't use. 9 IL151 0	1–7)
						Must be writt	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM15 DMAC chai	umber 21 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
				23	22	21	20	19	18	17	16
					—	EIM161	EIM160	DM16	IL162	IL161	IL160
			I	_	—			R	/W		
			Ī	_	—	0	0	0	0	0	0
	ІМС5Н	Interrupt Mode Control	FFFF			Must be writt		DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM16 DMAC char 000–011: 100–111:	umber 22 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7))–3)
		Register	E016H	31	30	29	28	27	26	25	24
		5H			—	EIM171	EIM170	DM17	IL172	IL171	IL170
			[_				R	/W		
			[_	—	0	0	0	0	0	0
						Must be writt	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr	umber 23 (INT rupt disabled. Priority level (= 1	



Interrupt Controller (5 of 12)

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				_	—	EIM1C1	EIM1C0	DM1C	IL1C2	IL1C1	IL1C0
				_	—		•		W	•	1
	IMC7L	Interrupt Mode Control	FFFF			0 Must be writt	<u> 0</u> ten as 11.	0 DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM1C DMAC char	umber 28 (INT rupt disabled. Priority level (C = 1 nnel select Ch. number (0	1–7)
		Register	E01CH			-		DM1D			
		7L	+	_	—	EIM1D1	EIM1D0		IL1D2 W	IL1D1	IL1D0
DataSheet4	U.com		+			0	0	0	0	0	0
						Must be writt	-	DMA trigger 0: Disable 1: Enable	When DM1D Interrupt Nu 000: Interr 001–111: When DM1D DMAC char	D = 0 umber 29 (INT rupt disabled. Priority level (D = 1 nnel select Ch. number (0	TB01) 1–7)
				23	22	21	20	19	18	17	16
				_	—	EIM1E1	EIM1E0	DM1E	IL1E2	IL1E1	IL1E0
				—	—		1	•	W	1	1
	ІМС7Н	Interrupt Mode Control	FFFF			0 Must be writt		0 DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM1E DMAC char	umber 30 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7))–3)
		Register	E01EH	31	30	29	28	27	26	25	24
		7H		_	—	EIM1F1	EIM1F0	DM1F	IL1F2	IL1F1	IL1F0
			1		_		•	R/	W		
			[_	—	0	0	0	0	0	0
						Must be writt	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM1F DMAC char	umber 31 (INT rupt disabled. Priority level (= 1	1–7)





Interrupt Controller (6 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			—	—	EIM201	EIM200	DM20	IL202	IL201	IL200
			—				1	W	•	
					0 Must be write	0 ten as 11.	0 DMA trigger	0 When DM20	0 = 0 Imber 32 (INT	0 TB20)
	Interrupt						0: Disable 1: Enable	000: Interr 001–111: When DM20 DMAC char 000–011:	upt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
IMC8L	Mode Control	FFFF	15	14	13	12	11	100–111: 10	9	8
	Register	E020H	_	_	EIM211	EIM210	DM21	IL212	IL211	IL210
	8L	+						; 12212 /W	ILZII	ILZ IU
eet4U.com					0	0	0	0	0	0
					U Must be writ		DMA trigger 0: Disable 1: Enable	When DM21 Interrupt Nu 000: Interr 001–111: When DM21 DMAC char	= 0 umber 33 (INT upt disabled. Priority level (= 1 nnel select Ch. number (0	TB21) 1–7)
			23	22	21	20	19	18	17	16
			—	—	EIM221	EIM220	DM22	IL222	IL221	IL220
			—	—			•	W	•	
				—	0	0	0	0	0	0
IMC8H	Interrupt Mode Control	FFFF			Must be writ	1	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM22 DMAC char 000–011: 100–111:	umber 34 (INT upt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
	Register	E022H	31	30	29	28	27	26	25	24
	8H		_	_	EIM231	EIM230	DM23	IL232	IL231	IL230
		I Î	_	—			R	Ŵ		
		I I	_		0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr	umber 35 (INT rupt disabled. Priority level (= 1	,
								When DM23 DMAC char	= 1 nnel select Ch. number (0	,



Interrupt Controller (7 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	—	EIM281	EIM280	DM28	IL282	IL281	IL280
			—					W		-
		-			0 Must be writ	0 ten as 11.	0 DMA	0 When DM28	0	0
	Interrupt						trigger 0: Disable 1: Enable	Interrupt Nu 000: Interr 001–111: When DM28 DMAC char 000–011:	umber 40 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
	Mode	FFFF	45		- 10	10		100–111:		
IMCAL	Control	E028H	15	14	13	12	11	10	9	8
	Register AL		_		EIM291	EIM290	DM29	IL292	IL291	IL290
heet4U.com			—	—		•		W	•	
					0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM29 DMAC chai	umber 41 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
			23	22	21	20	19	18	17	16
			_	_	EIM2A1	EIM2A0	DM2A	IL2A2	IL2A1	IL2A0
		[_	—			R	Ŵ		
				—	0	0	0	0	0	0
ІМСАН	Interrupt Mode Control	FFFF			Must be writ		DMA trigger 0: Disable 1: Enable	000: Interr 001–111: When DM2A DMAC char 000–011: 100–111:	umber 42 (INT rupt disabled. Priority level (a = 1 nnel select Ch. number ((Don't use.	1–7) 0–3)
	Register	E02AH	31	30	29	28	27	26	25	24
	ÂH		_	_	EIM2B1	EIM2B0	DM2B	IL2B2	IL2B1	IL2B0
			_	—			R	Ŵ		
			—		0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Interr	umber 43 (INT rupt disabled. Priority level (8 = 1	
									Ch. number (0)—3)



TOSHIBA

Interrupt Controller (8 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_		EIM301	EIM300	DM30	IL302	IL301	IL300
					ļ	T	1		T	
							0 DMA trigger 0: Disable 1: Enable	When DM30 Interrupt Nu 000: Interr 001–111:	= 0 umber 48 (INT upt disabled. Priority level (
	Interrupt Mode	FEFE				1		000–011: 100–111:	Ch. number (0	,
IMCCL	Control		15	14	13	12	11	10	9	8
		200011			EIM311	EIM310	DM31	IL312	IL311	IL310
Ll.com	CL	Ī	_			-	R	W		•
U.COM		1	_		0	0	0	0	0	0
					Must be writt	ien as 11.	DMA trigger 0: Disable 1: Enable	Interrupt Nu 000: Interr 001–111: When DM31 DMAC char 000–011:	umber 49 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
			23	22	21	20	19	18	17	16
			—		EIM321	EIM320	DM32	IL322	IL321	IL320
				—			•			•
			—		0	0	0	0	0	0
ІМССН	Interrupt Mode Control	FFFF				1	DMA trigger 0: Disable 1: Enable	Interrupt Nu 000: Interr 001–111: When DM32 DMAC chai 000–011: 100–111:	umber 50 (INT upt disabled. Priority level (= 1 Ch. number ((Don't use.	1-7))-3)
	Register	E032H	31	30	29	28	27	26	25	24
	CH		—		EIM331	EIM330	DM33	IL332	IL331	IL330
				—			R/	W		
		[_	0	0	0	0	0	0
					Must be writt	ten as 11.	DMA trigger 0: Disable 1: Enable	Interrupt Nu 000: Interr 001–111: When DM33 DMAC char	umber 51 (INT rupt disabled. Priority level (= 1 nnel select	1–7)
	IMCCL U.com	IMCCL Interrupt Mode Control Register CL I.com	IMCCL Interrupt Mode Control Register CL I.com IMCCH Interrupt Mode Control Register FFFF E030H	IMCCL Interrupt Mode Control Register CL FFFF CL FFFF CL 230H 4.com Interrupt Mode Control Register CL 5 	IMCCL J.com Interrupt Mode Control Register CL FFFF E030H FFFF E030H Interrupt Mode Control Register CL FFFF E030H IS I15 I4 	IMCCL Interrupt Mode Control Register CL FFFF E030H Image: Cl PE030H Image: Cl PE030H	IMCCL Interrupt Mode Control Register CL FFFF E030H Image: Im	Interrupt Mode Com Interrupt Mode Register CL FFFF E030H Image Image Interrupt CL Image I	Interrupt Mode Control CL:com FFFF CL = = = EIM301 EIM300 DM30 IL302 Interrupt Mode Control CL:com Interrupt Mode Control CL: FFFF E030H Image: FFFF E032H Image: FFFFF E032H	Interrupt Mode Control Register CH FFFF CH = = = EIM301 EIM300 DM30 IL302 IL301 IMCCL Interrupt Mode Control Register CL FFFF E030H = 0 <t< td=""></t<>






Interrupt Controller (9 of 12)

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				_	—	EIM341	EIM340	DM34	IL342	IL341	IL340
			I	_	—			R	/W		
					—	0	0	0	0	0	0
	IMCDL	Interrupt Mode Control Register	FFFF E034H			Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Intern 001–111: When DM34 DMAC char	umber 52 (INT rupt disabled. Priority level (= 1 nnel select Ch. number ((1–7)
		DL		15	14	13	12	11	10	9	8
				_	—						
Sheet4	Ll.com		T T	_	—			R	/W		
Sheela	0.0011		I	_	_	0	0	0	0	0	0
						Must be writ	ten as 00.	Must be written as 0.	Must be writ	ten as 000.	
				23	22	21	20	19	18	17	16
			[_	—	EIM361	EIM360	DM36	IL362	IL361	IL360
					—			R	/W		
				—		0	0	0	0	0	0
	Interrupt Mode IMCDH Control		Mode FFFF			Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Intern 001–111: When DM36 DMAC char 000–011:	umber 54 (INT rupt disabled. Priority level (= 1	[1–7)
		Register	E036H	31	30	29	28	27	26	25	24
		DH	[EIM371	EIM370	DM37	IL372	IL371	IL370
				—			<u>i</u>		/W	1	1
				_		0	0	0	0	0	0
						Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	000: Intern 001–111: When DM37 DMAC char	umber 55 (INT rupt disabled. Priority level (= 1 nnel select Ch. number ([1–7)



Interrupt Controller (10 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	—	EIM381	EIM380	DM38	IL382	IL381	IL380
			—	—			R/	W		
		-	_		0 Must be writt	0 ten as 11	0 DMA	0 When DM38	0	0
	Interrupt Mode						trigger 0: Disable 1: Enable	Interrupt Nu 000: Interr 001–111: When DM38 DMAC char 000–011:	umber 56 (INT rupt disabled. Priority level (= 1 nnel select Ch. number (0	1–7)
IMCEL	Control		15	14	13	12	11	10	9	8
	Register	EUGOIT	_	—	EIM391	EIM390	DM39	IL392	IL391	IL390
Lloom	EL	l t		_			•	-	•	
U.COM		l t	_	—	0	0	0	0	0	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	Interrupt Nu 000: Interr 001–111: When DM39 DMAC char 000–011:	umber 57 (INT rupt disabled. Priority level (= 1 nnel select Ch. number ((1–7)
		23	22	21	20	19	18	17	16	
			_		EIM3A1	EIM3A0	DM3A	IL3A2	IL3A1	IL3A0
			_			I		-	1	1
			—	—						0
Interrupt Mode	Mode	FFFF			Must be writ	ten as 01.	DMA trigger 0: Disable 1: Enable	Interrupt Nu 000: Interr 001–111: When DM3A DMAC char 000–011:	umber 58 (INT rupt disabled. Priority level (x = 1 nnel select Ch. number (0	1–7)
	Register	E03AH	31	30	29	28	27	26	25	24
	EH			—	EIM3B1	EIM3B0	DM3B	IL3B2	IL3B1	IL3B0
			_				R/	W		
			—						-	0
					Must be writ	ten as 11.	DMA trigger 0: Disable 1: Enable	Interrupt Nu 000: Interr 001–111: When DM3B DMAC char	umber 59 (INT rupt disabled. Priority level (5 = 1 nnel select	1–7)
		IMCEL Interrupt Mode Control Register EL I.com	IMCEL Interrupt Mode Control Register EL J.com IMCEH Interrupt Mode Control Register EL	IMCEL Interrupt Mode Control Register EL FFFF EL	IMCEL Interrupt Mode Control Register EL Interrupt Mode Control Register EL Mode Control Register EL FFFF E038H 15 14 	IMCEL Interrupt Mode Control Register EL FFFF E038H Image: Control Register EL FFFF E038H Image: Control Image: Control Register EH FFFF E038H Image: Control Image: Control Register EH FFFF E03AH Image: Control Image: Control Register EH Image: Control Register EH FFFF E03AH Image: Control Image: Control Register EH Image: Control Image: Control Register EH FFFF E03AH Image: Control Image: Control Register EH Image: Control Register EH Image: Control Register EH Image: Control Register	IMCEL Interrupt Mode Control Register EL FFFF ED38H Image: Control Register EL FFFF ED38H Image: Control FE Image: Control Register EL Image: Control FE Image: Control Register EL Image	Interrupt Mode Control Register EL FFFF ED38H EIM381 EIM380 DM38 0 0 0 0 0 0 Jucom FFFF EL 15 14 13 12 11 EIM391 EIM390 DM39 0 0 0 0 EIM391 EIM390 DM39 0 0 0 0 0 0 0 0 0 0 0 0 Register Register Register Register 11 Enable 14 13 0 29 28 27 Register Register Register Register <td>Interrupt Mode Control Register EL FFFF EBA Image: Control Register EL FFFF EDABH Image: Control Register EH FFFF EDABH Image: Control Register EH FFFF EDABH Image: Control Register EH FFFF EDABH Image: Control Register EH Image: Control Register E</td> <td>Interrupt Mode Control Register EH FFFF E038H EI EI EII II.382 II.382 II.381 IMCEH Interrupt Mode Control Register EH FFFF E038H FFFF E038H Image: Second FE Image: Second FE</td>	Interrupt Mode Control Register EL FFFF EBA Image: Control Register EL FFFF EDABH Image: Control Register EH FFFF EDABH Image: Control Register EH FFFF EDABH Image: Control Register EH FFFF EDABH Image: Control Register EH Image: Control Register E	Interrupt Mode Control Register EH FFFF E038H EI EI EII II.382 II.382 II.381 IMCEH Interrupt Mode Control Register EH FFFF E038H FFFF E038H Image: Second FE Image: Second FE



Interrupt Controller (11 of 12)

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				—	_	EIM3C1	EIM3C0	DM3C	IL3C2	IL3C1	IL3C0
				_			•		/W	•	•
			-			0 Must be writ	0 ten as 10.	0 DMA	0 When DM3C		0
		Interrupt Mode	FFFF					trigger 0: Disable 1: Enable	000: Inten 001–111: When DM3C DMAC char 000–011: 100–111:	nnel select Ch. number ((1–7))–3)
	IMCFL	Control	E03CH	15	14	13	12	11	10	9	8
		Register	200011	_	_	EIM3D1	EIM3D0	DM3D	IL3D2	IL3D1	IL3D0
ataSheet4	Ll.com	FL	I	_	—			R	/W		
	0.0011		[_	—	0	0	0	0	0	0
						Must be writ	ten as 10.	DMA trigger 0: Disable 1: Enable	000: Intern 001–111: When DM3D DMAC char	umber 61 (INT rupt disabled. Priority level () = 1 nnel select Ch. number ((1–7)
				23	22	21	20	19	18	17	16
				_		EIM3E1	EIM3E0	DM3E	IL3E2	IL3E1	IL3E0
				_	-		1		/W	1	•
	IMCFH	Interrupt Mode Control	FFFF E03EH			0 Must be writ	1	0 DMA trigger 0: Disable 1: Enable	000: Intern 001–111: When DM3E DMAC char 000–011: 100–111:	umber 62 (INT rupt disabled. Priority level (= 1 nnel select Ch. number ((Don't use.	1–7))–3)
		Register	EUSEN	31	30	29	28	27	26	25	24
		FH	[—		EIM3F1	EIM3F0	DM3F	IL3F2	IL3F1	IL3F0
				_		_	1		/W	1	•
						0 Must be writ	0 ten as 10.	0 DMA trigger 0: Disable 1: Enable	000: Interi	umber 63 (INT rupt disabled. Priority level (⁻ = 1	,

Interrupt Controller (12 of 12)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				IV	/RL	•	_	_	_	_
					-		2			
			0	0	0	0	0	0	0	0
			Interrupt vec	tor for the sou	urce of the curr	ent interrupt				
			15	14	13	12	11	10	9	8
		t FFFF r E040H			IV	RH			IV	RL
					R	Ŵ			I	۲
			0	0	0	0	0	0	0	0
IVR Interrupt IVR Vector Register								Interrupt vec source of the interrupt		
	Register	Register	23	22	21	20	19	18	15	16
U.com							RH			
							W			
			0	0	0	0	0	0	0	0
			31	30	29	28	27	26	25	24
						IV	RH			
						R/	W	-		
			0	0	0	0	0	0	0	0
	Interrupt		7	6	5	4	3	2	1	0
	Request	FFFF		—	EICLR5	EICLR4	EICLR3	EICLR2	EICLR1	EICLR
INTCLR	Clear	E060H	_	—			N	N	-	
	Register] .	_				—	—		—
					IN	VRL[9:4] value	e for an interru	pt to be cleare	ed	

19.3 Chip Select/Wait Controller

Chip Select/Wait Controller (1 of 4)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
							IA0			
				-			W	•		
			1	1	1	1	1	1	1	1
				ecify the addre			sked.			
				esponding add						
			15	14	13	12	11	10	9	8
							IA0		Ŭ	
							/W			
			0	0	0	0	0	0	0	0
4U.com	Base/		Must be	Must be	Must be	Must be	Must be	Must be	Address mask	
BMA0	Mask Address	FFFF E400H	written as	written as	written as	written as	written as	written as	0: Not masked	d
	Register	L40011	0. 23	0. 22	0. 21	0. 20	^{0.}	^{0.}	1: Masked 17	1
			23	22	21		A0	10	17	1
							/W			
			0	0	0	0	0	0	0	0
						A16 of the sta	-			
			31	30	29	28	27	26	25	2
					i -		A0	-	1 - 1	
							/W			
			0	0	0	0	0	0	0	C
				1	•	A24 of the sta	1	1		
			7	6	5	4	3	2	1	C
						Ν	IA1			
				1			/W	1		
			1	1	1	1	1	1	1	1
				ecify the addre			sked.			
				esponding add						
			15	14	13	12	11	10	9	8
				1	1		IA1	1	1 - 1	
							W			
	Base/		0	0	0	0	0	0	0	(
BMA1	Mask	FFFF	Must be	Must be	Must be	Must be	Must be	Must be	Address mask	
	Address Register	E404H	written as 0.	written as 0.	written as 0.	written as 0.	written as 0.	written as 0.	0: Not masked 1: Masked	d
	0		23	22	21	20	19	18	17	1
			20		1 -1		A1	1 10		
							Ŵ			
			0	0	0	0	0	0	0	0
							rting addross	for CS1		
				1	A23-	A16 of the sta		101 031		
			31	30	A23 29	A16 of the sta	27	26	25	24
			31	30	1	28	1	1	25	24
			31 	30	1	28 B	27	1	25	24

Chip Select/Wait Controller (2 of 4)

Mnemonio	Name	Address	7	6	5	4	3	2	1	0
							1A2			
			1	1	1	R	11	1	1	1
			1 Bits 9, 0 cpr	i i		A15) to be ma		1	1	1
			0: The corre	esponding add	lress bit is not	masked.	skeu			
			15	14	13	12	11	10	9	8
			10	1 17	10	1	1A2			0
							W			
			0	0	0	0	0	0	0	0
BMA2 neet4U.com	Base/ Mask Address Register	FFFF E408H	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Address mask 0: Not maske 1: Maske
	rtogiotor		23	22	21	20	19	18	17	16
			23	22	21			10	17	10
							A2			
			0	0	0	0	0	0	0	0
			0	0		A16 of the sta			0	0
			31	30	29	28	27	26	25	24
			31	30	29			20	20	24
							A2			
			0	0	0	0	0	0	0	0
			0	0		A24 of the sta			0	0
			7	6	5	4	3	2	1	0
				Ŭ	Ŭ		IA3	1 -		Ŭ
							Ŵ			
			1	1	1	1	1	1	1	1
			0: The corre	ecify the addre esponding add esponding add	lress bit is not		sked			
			15	14	13	12	11	10	9	8
				1	-		IA3			
							Ŵ			
			0	0	0	0	0	0	0	0
ВМАЗ	Base/ Mask Address Register	FFFF E40CH	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Must be written as 0.	Address mask 0: Not maske 1: Maske
			23	22	21	20	19	18	17	16
					21		A3	10	,	10
							Ŵ			
			0	0	0	0	0	0	0	0
					A23-	A16 of the sta	rting address	for CS3		
			31	30	29	28	27	26	25	24
					• •		A3			
						. R	Ŵ			
			0	0	0	0	0	0	0	0
		1	1		A31–	A24 of the sta	rting address	for CS3		

Chip Select/Wait Controller (3 of 4)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			BO	OM	_	BOBUS		B	W	
				N	—		·	W		
			0	0	—	0	0	1	0	1
			Chip select of waveform 00: ROM/SR Don't use an value.	AM		Data bus width 0: 16-bit 1: 8-bit	0000: No wa 0010: 2 wait 0100: 4 wait 0110: 6 wait 1111: (1+N) pin	states, states, states,	0001: 1 wait s 0011: 3 wait s 0101: 5 wait s 0111: 7 wait s s determined b	states states states
			15	14	13	12	11	10	9	8
			_	_	_	_	B0E		B0	RCV
J.com				_	_	_	W	_		N
			—	—	—	_	0	—	0	0
	Chip Select/	FFFF					CS0 enable 0: Disable 1: Enable		Number of d (Read recov 00: 2 dumm 01: 1 dumm 10: No dumr 11: Don't us	ery time) y cycles y cycle ny cycle
B01CS	Wait	E480H	23	22	21	20	19	18	17	16
	Control Register		B1	OM		B1BUS		B	1W	
	Register			N				W		
			0 Chip select of waveform 00: ROM/SR Don't use an value.	AM		0 Data bus width 0: 16-bit 1: 8-bit	0000: No wa 0010: 2 wait 0100: 4 wait 0110: 6 wait 1111: (1+N) pin	states, 0 states, 0 states, 0	0 es 001: 1 wait sta 011: 3 wait sta 110: 5 wait sta 111: 7 wait sta s determined b	ates ates ates
			31	30	29	28	27	26	25	24
				_	_	_	B1E	_		RCV
		1	_	_	_	_	W	_		N
			_	_	_		0		0	0
							CS1 enable 0: Disable 1: Enable		Number of d (Read recov 00: 2 dumm 01: 1 dumm 10: No dumr	ery time) y cycles y cycle

Chip Select/Wait Controller (4 of 4)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			B2	OM		B2BUS		B2	2W	
			١	N	—			W		-
			0 Chip select of waveform 00: ROM/SF			0 Data bus width 0: 16-bit	0 Number of w 0000: No wa 0010: 2 wait	,	0 s 001: 1 wait sta 011: 3 wait sta	
			Don't use ar value.	ny other		1: 8-bit	pin	states, 0 wait states, as	101: 5 wait sta 111: 7 wait sta s determined b	ates
			15	14	13	12	Don't use an 11	y other value. 10	9	8
			10	14	10	12	B2E	B2M		RCV
							W	B∠IVI W	i	N N
J.com			_				1	0	0	0
B23CS	Chip Select/ Wait	FFFF E484H					CS2 enable 0: Disable 1: Enable	CS2 space select 0: Whole 4-Gbyte space 1: CS space	Number of d (Read recov 00: 2 dummy 01: 1 dummy 10: No dumr 11: Don't use	ery time) y cycles y cycle ny cycle
	Control		23	22	21	20	19	18	17	16
	Register		B3OM		_	B3BUS	1	B3	3W	
			W	_	—		-	W		
			0	0	—	0	0	1	0	1
			Chip select of waveform 00: ROM/SF Don't use ar value.	RAM		Data bus width 0: 16-bit 1: 8-bit	0000: No wa 0010: 2 wait 0100: 4 wait 0110: 6 wait 1111: (1+N) pin	states, 0 states, 0 states, 0	es 001: 1 wait sta 011: 3 wait sta 101: 5 wait sta 111: 7 wait sta s determined b	ates ates ates
			31	30	29	28	27	26	25	24
							B3E			RCV
							W B3E		1	
							0		0	N 0
							CS3 enable 0: Disable 1: Enable		Number of d (Read recov 00: 2 dummy 01: 1 dummy 10: No dumr 11: Don't use	ummy cycle ery time) y cycles y cycle ny cycle
			7	6	5	4	3	2	1	0
			BE	XOM	—	BEXBUS	1	i	XW	
				W	_		•	W		
			0	0	—	0	0	1	0	1
	Chip Select/	FFFF	Chip select of waveform 00: ROM/SF Don't use ar value.	RAM		Data bus width 0: 16-bit 1: 8-bit	0000-0111: 1111: (1+N) pin	hber of wait cy 0–7 wait state wait states, as y other value.	s determined b	oy the ₩AI
BEXCS	Wait	E488H	15	14	13	12	11	10	9	8
	Control Register		_							(RCV
	register									W
									0	0
									Number of d (Read recov 00: 2 dummy 01: 1 dummy 10: No dumr 11: Don't use	ummy cycle ery time) y cycles y cycle ny cycle

19.4 Clock Generator (CG)

Clock Generator	(1	of 2)	
-----------------	----	-------	--

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
					•		R/	W			
				1	0	1	0	0	0	0	0
				High-speed	Low-speed	High-speed	Low-speed	Clock select	Oscillator	Prescaler clo	ck select
				oscillator	oscillator	oscillator	oscillator		warm-up		
								STOP mode		00: fperiph/4	
		a .				STOP mode	STOP mode		(WUP) timer	01: fperiph/2	
		System Clock	FFFF	0. Disable	0. Disable	0. Disable	0. Dia ah la	0.15.1	Oranitara	10: fperiph	
	SYSCR0	Control	EE00H	0: Disable 1: Enable	0: Disable 1: Enable	0: Disable 1: Enable	0: Disable 1: Enable	0: High- speed	On writes: 0: Don't-	11: Reserved	
		Register 0	LEGGI		1. LIIADIE		1. LIIADIE	1: Low-	care		
								speed	1: Start		
.DataSheet4	U.com								WUP		
									On reads:		
									0: Expired		
									1: Not		
						0/00/	FDOFI	DEOOO	expired	05404	05400
						SYSCK	FPSEL R/W	DFOSC		GEAR1 R/	GEAR0
						0	0	0		1	1
				_		System	fperiph	High-speed		High-speed c	
		System				clock (fsys)	select	oscillator		select	ioon (io) goui
	SYSCR1	Clock	FFFF			select		frequency			
	0100101	Control	EE01H					divide factor		00: fc	
		Register 1				0: High-				01: fc/2	
								0: Divide-by-		10: fc/4	
						(fgear) 1: Low-	1: fc	2 1: Divide-by-		11: fc/8	
						speed (fs)		1. Divide-by-			
				DRVOSCH	DRVOSCL	WUPT1	WUPT0	STBY1	STBY0	_	DRVE
				R/W	R/W	R/W	R/W	R/W	R/W	_	R/W
				0	0	1	0	1	1		0
		System		High-speed	Low-speed	Oscillator wa	rm-up time	Standby mod	e select		1: Pins are
	0.400.000	Clock	FFFF	oscillator	oscillator						driven in
	SYSCR2	Control	EE02H	drive	drive	00: Reserved		00: Reserved			STOP
		Register 2		capability 0: High	capability 0: High	01: 2 ⁸ /input fr 10: 2 ¹⁴ /input f		01: STOP mo 10: SLEEP m			mode. 0: Pins are
				1: Low	1: Low	11: 2 ¹⁶ /input	frequency	11: IDLE mod			not driven
						/input					in STOP
											mode.
				_	SCOSEL	—	ALESEL	_	_	LUPFG	LUPTM
				_	R/W	—	R/W	—	—	R/	
		System			0		1			0	0
	0)/0050	Clock	FFFF		SCOUT		ALE output			PLL lock	PLL lock
	SYSCR3	Control	EE03H		output		width select			0: Locked	time select
		Register 3			select		0: fsys $ imes$ 0.5			1: Unlocked	0: 2"/input frequency
					0: fs		1: fsys \times 0.5				1: 2 ¹² /input
					1: fsys						frequency
				_	_	_	_	_	_	ADCCK1	ADCCK0
				_	—	—	_	—	_	R/W	R/W
		ADC			—	_	—	_	_	0	0
		Conversion	FFFF							ADC convers	
	ADCCLK	Clock	EE04H							(fadc) select	
		Register	-							00: fsys/2	
		-								01: fsys/4	
										10: fsys/8 11: Don't use	2
					i	i	i	i		I I. DOITLUSE	·.

Clock Generator (2 of 2)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	—	EMCG01	EMCG00	_	—	—	INT0EN
				—	R/	Ŵ	—	—	—	R/W
	Interrupt		_	—	1	0	—	—	—	0
IMCGA0	CG Control Register	FFFF EE10H			Wake-up IN1 00: Low leve					INT0 enable
	AO	-			01: High leve 10: Falling e	el				0: Disable
					11: Rising ed					1: Enable
			_	_	EMCG11	EMCG10	—	_		INT1EN
			_	_		W	_		_	R/W
	Interrupt		_		1	0	_	_	_	0
	CG Control	FFFF			Wake-up IN1					INT1
IMCGA1	Register	EE11H			00: Low leve					enable
	A1				01: High leve					
et4U.com					10: Falling e					0: Disable
					11: Rising ec	dge				1: Enable
				—	EMCG21	EMCG20	—	—	—	INT2EN
				—	R/	Ŵ	—		—	R/W
	Interrupt		_	—	1	0	—		—	0
IMCGA2	CG Control				Wake-up IN1					INT2
	Register	EE12H			00: Low leve					enable
	A2				01: High leve					
					10: Falling e					0: Disable
				1	11: Rising ed					1: Enable
					EMCG31	EMCG30	—			
			_	—			—	<u> </u>		
	Interrupt CG Control	FFFF	_	—	1	0	—	—		0
IMCGA3	Register	EE13H			Wake-up IN1 00: Low leve					INT3
	A3	LEIGH			00: Low leve					enable
	710				10: Falling e					0: Disable
					11: Rising ed					1: Enable
			_		EMCG41	EMCG40	_		_	_
			_	_	_	_	_	_	_	
	Interrupt			_	1	0	_		_	0
1100000	CG Control	FFFF			Wake-up IN1	Γ4 sensitivity				INT4
IMCGB0	Register	EE14H			00: Low leve					enable
	B0				01: High leve	əl				
					10: Falling e					0: Disable
					11: Rising ec	dge				1: Enable
				—						—
	Interrupt		_			—			—	
IMCGB1	CG Control		_		1	0	—		—	0
	Register	EE15H			Must be writt	ten as 10.				Must be
	B1									written as
									1	0.
			_	—		—	—		—	—
	Interrupt		_				—		—	
IMCGB2	CG Control		_		1	0	—		—	0
	Register B2	EE16H			Must be writt	ten as 10.				Must be written as
	2									written as 0.
					EMCG71	EMCG72	_			INTRTCEN
						W EMCG72				R/W
	Interrupt				1	0		ł	!	R/W 0
	CG Control	FFFF			Must be writt				—	U INTRTC
IMCGB3	Register	EE17H			Must be with					enable
	B3									chabic
										0:Disable
										1: Enable
	1			_	_	_	_	ICRCG2	ICRCG1	ICRCG0
			_	_	- 1	<u> </u>	_		W	
1				_	<u> </u>	_	_	0	0	0
						•		Clear interru		
									relevant interro	upts are
	Interrupt Request	FFFF			1					
EICRCG	Request	FFFF FF20H							to be used to	exit
EICRCG	Request Clear	FFFF EE20H						STOP/SLEE	P mode.)	exit
EICRCG	Request							STOP/SLEE 000: INT0	P mode.) 100: INT4	
EICRCG	Request Clear							STOP/SLEE 000: INT0 001: INT1	P mode.) 100: INT4 101: Reserve	ed
EICRCG	Request Clear							STOP/SLEE 000: INT0 001: INT1 010: INT2	P mode.) 100: INT4	ed ed

19.5 DMA Controller (DMAC)

DMA Controller (1 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			SAC0	DIO	DAC1	DAC0	TrSiz1	TrSiz0	DPS1	DPS0
				T	1	1	W		T	
U.com			0 Source address count (bits 8 & 7) 00: Incre- mented 01: Decre- mented 1x: Fixed	0 Destination (I/O) 0: Memory 1: I/O	0 Destination a count 00: Incremer 01: Decreme 1x: Fixed	nted	0 Transfer size 0x: 32 bits 10: 16 bits 11: 8 bits	0	0 Device port s 0x: 32 bits 10: 16 bits 11: 8 bits	0 iize
			15	14	13	12	11	10	9	8
				ExR	PosE	Lev	SReq	RelEn	SIO	SAC1
			0	0	0	0	W0	0	0	0
CCR0	DMA Channel Control Register 0	FFFF E200H	Must be written as 0.	External request mode 1: External transfer request 0: Internal transfer request	Must be written as 0.	Must be written as 1.	Snoop request 0: Disabled 1: Enabled	Bus release request enable 0: Disabled 1: Enabled	Source (I/O) 0: Memory 1: I/O	Source address count (bits & & 7) 00: Incre- mented 01: Decre- mented 1x: Fixed
			23	22	21	20	19	18	17	16
			NIEn	AblEn	_	_	_	_	Big	
						T	W		I	
			1 Normal completion interrupt enable 0: Disabled 1: Enabled	1 Abnormal termination interrupt enable 0: Disabled 1: Enabled	1 Must be written as 0.	0 Must be written as 0.	0 Must be written as 0.	0 Must be written as 0.	1 Must be written as 0.	0 Must be written as 0.
			31	30	29	28	27	26	25	24
			Str	_	_	—	_	_	_	—
			W	—	—	—	—	—	—	W
			0 1: Channel 0 start	0	0	0	0	0	0	0 Must be written as 0.

DMA Controller (2 of 16)

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				_	—	—	—	—	—	_	—
				_	_	—	—	—		R/W	
				0	0	0	0	0	0	0	0
									Must be written as 0.	Must be written as 0.	Must be written as 0.
				15	14	13	12	11	10	9	8
				_	—	—	—	—	_		—
				_						_	
				0	0	0	0	0	0	0	0
		DMA			—	—	—		—	_	
	CSR0	Channel	FFFF	23	22	21	20	19	18	17	16
DataSheet4		Status Register 0	E204H	NC	AbC	—	BES	BED	Conf	_	—
		Register 0			R/W			R		_	
				0	0	0	0	0	0	0	0
				1: Normal completion status flag	termination	Must be written as 0.	1: Bus error (source)	1: Bus error (destination)	1: Configuration error		
				31	30	29	28	27	26	25	24
				Act	—	—	—	_	—	_	—
				R	—	—	—	—		_	_
				0	0	0	0	0	0	0	0
				1: Channel 0 active							

DMA Controller (3 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			SAddr7	SAddr6	SAddr5	SAddr4	SAddr3	SAddr2	SAddr1	SAddr0
							W efined			
			15	14	13	12	11	10	9	8
			SAddr15	SAddr14	SAddr13		SAddr11	SAddr10	SAddr9	SAddr8
				•	•		W		•	
	DMA Source	FFFF					efined			
SAR0	Address	E208H	23	22	21	20	19	18	17	16
	Register 0		SAddr23	SAddr22	SAddr21	SAddr20	SAddr19 W	SAddr18	SAddr17	SAddr1
							efined			
t a S I			31	30	29	28	27	26	25	24
L U O I			SAddr31	SAddr30	SAddr29	SAddr28	SAddr27	SAddr26	SAddr25	SAddr24
							W			
			7	6	5	4	efined 3	2	1	0
			/ DAddr7	DAddr6	DAddr5	4 DAddr4	DAddr3	Z DAddr2	I DAddr1	DAddr0
			DAddir	DAddio	DAddio		W	DAddiz	DAddin	DAddit
				!	!		efined		!	!
			15	14	13	12	11	10	9	8
	5144		DAddr15	DAddr14	DAddr13	DAddr12	DAddr11 W	DAddr10	DAddr9	DAddr
DADO	DMA Destination	FFFF					efined			
DAR0	Address Register 0	E20CH	23	22	21	20	19	18	17	16
	Register 0		DAddr23	DAddr22	DAddr21	DAddr20	DAddr19	DAddr18	DAddr17	DAddr1
							W efined			
			31	30	29	28	27	26	25	24
			DAddr31	DAddr30	DAddr29	DAddr28	DAddr27	DAddr26	DAddr25	DAddr2
						R	W			-
			7	0	-		efined	0	4	0
			7 BC7	6 вс6	5 BC5	4 BC4	3 BC3	2 BC2	1 BC1	0 BC0
			вст	BCO	BCJ		W BC3	B02	ВСТ	BCO
				1	i	1	efined		i	•
			15	14	13	12	11	10	9	8
			BC15	BC14	BC13	BC12	BC11 W	BC10	BC9	BC8
BCR0	DMA Byte Count	FFFF					efined			
BCRU	Register 0	E210H	23	22	21	20	19	18	17	16
	-		BC23	BC22	BC21	BC20	BC19	BC18	BC17	BC16
							Wefined			
			31	30	29	28	27	26	25	24
			_							<u> </u>
						-				•
l			0	0	0	0	0	0	0	0



DMA Controller (4 of 16)

DMA Transfer FFFF Control FFFF FEI 15 14 13 12 11 10 9	Mnemonio	Name	Address	7	6	5	4	3	2	1	0
MMA DTCR0 DMA Transfer Control Register 0 FFFF E218H Image: Distribution of the product of the				_	—	DACM2	DACM1	DACM0	SACM2	SACM1	SACM0
W. Da DTCR0 DMA Transfer Control Register 0 FFFF E218H FFFF E218H Bit position at which destination addresses are counted 000: Bit 0 001: Bit 4 010: Bit 4 010: Bit 8 011: Bit 12 100: Bit 16 101: Reserved 111: Reserved 11: Reserved 1					—			R	Ŵ		
W. D.a DMA Transfer Control Register 0 FFFF 233 FFFF 222 21 20 19 18 17 - - - - - - - - 0 0 0 0 0 0 0 0 - - - - - - - 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				0	0	0	0	0	0	0	0
DTCR0 I a S I Control Register 0 E218H 15 14 13 12 11 10 9 0 0 0 0 0 0 0 0 0 23 22 21 20 19 18 17 - - - - - - 0 0 0 0 0 0						addresses ar 000: Bit 0 001: Bit 4 010: Bit 8 011: Bit 12 100: Bit 16 101: Reserve 110: Reserve	e counted ed ed	ation	are counted 000: Bit 0 001: Bit 4 010: Bit 8 011: Bit 12 100: Bit 16 101: Reserve 110: Reserve	d	addresses
Register 0 - - - - - 0 0 0 0 0 0 23 22 21 20 19 18 17 - - - - - - - 0 0 0 0 0 0 0				15	14	13	12	11	10	9	8
23 22 21 20 19 18 17 - - - - - - - 0 0 0 0 0 0 0	w.DataS		-	_	—		—	—	—	—	—
23 22 21 20 19 18 17 - - - - - - - 0 0 0 0 0 0 0				0	0	0	0	0	0	0	0
			-	-							
				23	22	21	20	19	18	17	16
				—	—	—	—	—	—	—	
					1		•		•	n	
31 30 29 28 27 26 25				0	0	0	0	0	0	0	0
				31	30	29	28	27	26	25	24
				_	—	—	—	—	—	—	—
				0	0	0	0	0	0	0	0

DMA Controller (5 of 16)

Mr	nemonic	Name	Address	7	6	5	4	3	2	1	0
				SAC0	DIO	DAC1	DAC0	TrSiz1	TrSiz0	DPS1	DPS0
							R/	W			
				0	0	0	0	0	0	0	0
					Destination (I/O) 0: Memory 1: I/O	Destination a 00: Incremen 01: Decremen 1x: Fixed	ted	Transfer size 0x: 32 bits 10: 16 bits 11: 8 bits		Device port s 0x: 32 bits 10: 16 bits 11: 8 bits	ize
				mented 1x: Fixed							
				15	14	13	12	11	10	9	8
eet4U.c	com				ExR	PosE	Lev	SReq	RelEn	SIO	SAC1
					1	1	R/				
				0	0	0	0	0	0	0	0
	CCR1	DMA Channel Control Register 1	FFFF E220H	written as 0.	External request mode 1: External 0: Internal		Must be written as 1.	request 0: Disabled 1: Enabled	Bus release request enable 0: Disabled 1: Enabled	0: Memory 1: I/O	Source address count (bits 8 & 7) 00: Inc 01: Dec 1x: Fixed
				23	22	21	20	19	18	17	16
				NIEn	AblEn	—	—	—	—	Big	—
							R/	W			
				1	1	1	0	0	0	1	0
				interrupt enable 0: Disabled	Abnormal termination interrupt enable 0: Disabled 1: Enabled	Must be written as 0.	Must be written as 0.		Must be written as 0.	Must be written as 0.	Must be written as 0.
				31	30	29	28	27	26	25	24
				Str	—	—	—	—	—	—	—
				W							W
				0	0	0	0	0	0	0	0
				1: Channel 1 start							Must be written as 0.

DMA Controller (6 of 16)

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				_	—	—	—	—		—	—
				_	_	_	_			R/W	
				0	0	0	0	0	0	0	0
								1			Must be written as 0.
				15	14	13	12	11	10	9	8
				_	—	—	—	—	—		
					—						
				0	0	0	0	0	0	0	0
		DMA Channel	FFFF	23	22	21	20	19	18	17	16
DataSheet4	U.comSR1	Status	E224H	NC	AbC	—	BES	BED	Conf	—	—
		Register 1			R/W			R			
				0	0	0	0	0	0	0	0
				1: Normal termination status flag	1: Abnormal termination status flag	Must be written as 0.	1: Bus error (source)	1: Bus error (destination)	1: Configuration error		
				31	30	29	28	27	26	25	24
				Act	—	—	_	—	—	—	—
				R							
				0	0	0	0	0	0	0	0
				1: Channel 1 active							

DMA Controller (7 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			SAddr7	SAddr6	SAddr5	SAddr4	SAddr3	SAddr2	SAddr1	SAddr0
							W fined			
			15	14	13	12	11	10	9	8
			SAddr15	SAddr14	SAddr13	SAddr12	SAddr11	SAddr10	SAddr9	SAddr
							W			
	DMA Source	FFFF		ī	ī		fined		ĩ	
SAR1	Address	E228H	23	22	21	20	19	18	17	16
	Register 1		SAddr23	SAddr22	SAddr21	SAddr20	SAddr19 W	SAddr18	SAddr17	SAddr
							fined			
			31	30	29	28	27	26	25	24
			SAddr31	SAddr30	SAddr29	SAddr28	SAddr27	SAddr26	SAddr25	SAddr2
						R/				
			7	e	F		fined	2	4	0
			/ DAddr7	6 DAddr6	5 DAddr5	4 DAddr4	3 DAddr3	2 DAddr2	1 DAddr1	0 DAddr
			DAUUT	DAddio	DAddro	DAddr4 R/		DAUUIZ	DAddri	DAUDI
				I	I	Unde	fined		I	1
			15	14	13	12	11	10	9	8
			DAddr15	DAddr14	DAddr13	DAddr12 R/	DAddr11	DAddr10	DAddr9	DAdd
D 4 D 4	DMA Destination	FFFF					fined			
DAR1	Address	E22CH	23	22	21	20	19	18	17	16
	Register 1		DAddr23	DAddr22	DAddr21	DAddr20	DAddr19	DAddr18	DAddr17	DAddr
							W			
			31	30	29	28	27	26	25	24
			DAddr31	DAddr30	DAddr29	DAddr28	DAddr27	DAddr26	DAddr25	DAddr
						R/	W			
			-	-	-		fined	ĉ		-
			7	6	5	4	3	2	1 BC1	0
			BC7	BC6	BC5	BC4 R/	BC3 W	BC2	BC1	BC0
				i	I	i	fined		ī	i
			15	14	13	12	11	10	9	8
			BC15	BC14	BC13	BC12 R/	BC11	BC10	BC9	BC8
0004	DMA Dite Count	FFFF					fined			
BCR1	Byte Count Register 1	E230H	23	22	21	20	19	18	17	16
			BC23	BC22	BC21	BC20	BC19	BC18	BC17	BC16
						R/ Unde				
			31	30	29	28	27	26	25	24
			_	- 50						<u> </u>
					••	-			1	·
			0	0	0	0	0	0	0	0



DMA Controller (8 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			_	—	DACM2	DACM1	DACM0	SACM2	SACM1	SACM
			_	—			R	/W		
			0	0	0	0	0	0	0	0
					ation		t which source	e address		
					addresses a		are counted			
					000: Bit 0			000: Bit 0		
			001: Bit 4 010: Bit 8 011: Bit 12 100: Bit 16 101: Reserved					001: Bit 4		
					1			010: Bit 8		
								011: Bit 12		
						a d		100: Bit 16 101: Reserve	a d	
					1101: Reserve			1101: Reserve		
	DMA	FFFF			111: Reserve			111: Reserve		
DTCR1	Transfer Control	E238H	15	14	13	12	11	10	9	8
t a S I	Register 1		_		—	—	—	_	—	—
		-				-	_			
		-	0	0	0	0	0	0	0	0
			23	22	21	20	19	18	17	16
			_	—	_	—	—	—	—	_
				1		-	-	1	1	,
			0	0	0	0	0	0	0	0
			31	30	29	28	27	26	25	24
			—	—	—	—	—	—	—	
		-	0	0	0	- 0	0	0	0	0

DMA Controller (9 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			SAC0	DIO	DAC1	DAC0	TrSiz1	TrSiz0	DPS1	DPS0
						R	W			
			0	0	0	0	0	0	0	0
			Source address count (bits 8 & 7) 00: Incre- mented 01: Decre- mented 1x: Fixed	Destination (I/O) 0: Memory 1: I/O	Destination a count 00: Incremer 01: Decreme 1x: Fixed	nted	Transfer size 0x: 32 bits 10: 16 bits 11: 8 bits		Device port 0x: 32 bits 10: 16 bits 11: 8 bits	size
			15	14	13	12	11	10	9	8
U.com			_	ExR	PosE	Lev	SReq	RelEn	SIO	SAC1
				1	!	R	W	!		-
			0	0	0	0	0	0	0	0
CCR2	DMA Channel Control Register 2	FFFF E240H	Must be written as 0.	External request mode 1: External transfer request 0: Internal transfer request	Must be written as 0.	Must be written as 1.	Snoop request 0: Disabled 1: Enabled	Bus release request enable 0: Disabled 1: Enabled	Source (I/O) 0: Memory 1: I/O	Source address count (bits 8 & 7) 00: Incre- mented 01: Decre- mented 1x: Fixed
			23	22	21	20	19	18	17	16
			NIEn	AblEn	—	_	_	—	Big	_
				1	!		W	!		-
			1 Normal completion interrupt enable 0: Disabled 1: Enabled	1 Abnormal termination interrupt enable 0: Disabled 1: Enabled	1 Must be written as 0.	0 Must be written as 0.	0 Must be written as 0.	0 Must be written as 0.	1 Must be written as 0.	0 Must be written as 0.
			31	30	29	28	27	26	25	24
			Str	_	—	_	—	_	—	—
			W		_			_	_	W
			0	0	0	0	0	0	0	0
			1: Channel 2 start							Must be written as 0.

DMA Controller (10 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			—	—		_	—	—	—	—
			—	_	—	—	—		R/W	
			0	0	0	0	0	0	0	0
								Must be written as 0.	Must be written as 0.	Must be written as 0.
			15	14	13	12	11	10	9	8
			—	—	—	—	—	—	—	
			—		—	—		—		
			0	0	0	0	0	0	0	0
CSR2	DMA Channel	FFFF	23	22	21	20	19	18	17	16
U.com	Status	E244H	NC	AbC	_	BES	BED	Conf	_	_
U.COM	Register 2			R/W			R		—	_
			0	0	0	0	0	0	0	0
			1: Normal completion status flag	termination	Must be written as 0.	1: Bus error (source)	1: Bus error (destination)	1: Configuration error		
			31	30	29	28	27	26	25	24
			Act	_		—		—	—	_
			R	_					_	
			0	0	0	0	0	0	0	0
			1: Channel 2 active							

DMA Controller (11 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			SAddr7	SAddr6	SAddr5	SAddr4	SAddr3	SAddr2	SAddr1	SAddr0
							W efined			
			15	14	13	12	11	10	9	8
			SAddr15	SAddr14	SAddr13	SAddr12	SAddr11	SAddr10	SAddr9	SAddr
	5.44						W			
0450	DMA Source	FFFF	00	00	01		efined	10	47	10
SAR2	Address	E248H	23 SAddr23	22 SAddr22	21 SAddr21	20 SAddr20	19 SAddr19	18 SAddr18	17 SAddr17	16 SAddr1
	Register 2		SAUUI25	SAUUIZZ	SAUUIZI		W	SAUUITO	SAUULT	SAUUT
							efined			
t a S I			31	30	29	28	27	26	25	24
			SAddr31	SAddr30	SAddr29	SAddr28	SAddr27	SAddr26	SAddr25	SAddr2
							W			
			7	6	5	4	3	2	1	0
			DAddr7	DAddr6	DAddr5	DAddr4	DAddr3	DAddr2	DAddr1	DAddr
							W			
			4.5		10		efined	10		0
			15	14	13	12	11	10	9	8
	DMA		DAddr15	DAddr14	DAddr13	DAddr12 R/	DAddr11 W	DAddr10	DAddr9	DAddr
DAR2	Destination	FFFF		1	I	Unde	efined		I	1
27.0.12	Address Register 2	E24CH	23	22	21	20	19	18	17	16
	····g····· =		DAddr23	DAddr22	DAddr21	DAddr20	DAddr19	DAddr18	DAddr17	DAddr1
							W efined			
			31	30	29	28	27	26	25	24
			DAddr31	DAddr30	DAddr29	DAddr28	DAddr27	DAddr26	DAddr25	DAddr2
							W			
			7	6	5	4	efined 3	2	1	0
			BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0
						R	W	-		
			45		40		efined	10		0
			15	14	13	12	11	10	9	8
			BC15	BC14	BC13	BC12 R/	BC11 W	BC10	BC9	BC8
BCR2	DMA Byte Count	FFFF			1	Unde	efined	i	1	
	Register 2	E250H	23	22	21	20	19	18	17	16
			BC23	BC22	BC21	BC20	BC19 W	BC18	BC17	BC16
							efined			
			31	30	29	28	27	26	25	24
			_	—	—	—	—		—	
			0	0	0	0	0	0	0	0



DMA Controller (12 of 16)

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				_	_	DACM2	DACM1	DACM0	SACM2	SACM1	SACM0
			I	—	_		•	R/	W		
			I	0	0	0	0	0	0	0	0
						Bit position a addresses au 000: Bit 0 001: Bit 4 010: Bit 8 011: Bit 12 100: Bit 16 101: Reserve 110: Reserve	ed	ation	Bit position a are counted 000: Bit 0 001: Bit 4 010: Bit 8 011: Bit 12 100: Bit 16 101: Reserve 110: Reserve		e addresses
		DMA Transfer	FFFF			111: Reserve			111: Reserve	ed	
	DTCR2	Control	E258H	15	14	13	12	11	10	9	8
w.Da	t a S I	Register 2		—	—	—	—	—	—	—	—
							-	_			
				0	0	0	0	0	0	0	0
				23	22	21	20	19	18	17	16
				_	—	—	—	—	—	—	—
				0	0	0	0	0	0	0	0
				31	30	29	28	27	26	25	24
				—	_	—	—	—	—	—	—
				0	0	0	0	0	0	0	0

DMA Controller (13 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
		FFFF	SAC0	DIO	DAC1	DAC0	TrSiz1	TrSiz0	DPS1	DPS0
		E260H				R	Ŵ	•	•	
			0	0	0	0	0	0	0	0
			Source address count (bits 8 & 7) 00: Incre- mented 01: Decre- mented 1x: Fixed	Destination (I/O) 0: Memory 1: I/O	Destination a count 00: Incremer 01: Decreme 1x: Fixed	nted	Transfer size 0x: 32 bits 10: 16 bits 11: 8 bits	•	Device port 0x: 32 bits 10: 16 bits 11: 8 bits	size
			15	14	13	12	11	10	9	8
U.com			_	ExR	PosE	Lev	SReq	RelEn	SIO	SAC1
				•	•	1	W	8		1
			0 Must be	0	0 Must be	0 Must be	0	0 Bus	0 Source	0 Source
CCR3	DMA Channel Control Register 3		written as 0.	External request mode 1: External transfer request 0: Internal transfer request	written as 0.	written as 1.	Snoop request 0: Disabled 1: Enabled	release request enable 0: Disabled 1: Enabled	(I/O) 0: Memory 1: I/O	address count (bits 8 & 7) 00: Incre- mente 01: Decre mente 1x: Fixed
			23	22	21	20	19	18	17	16
			NIEn	AblEn	—	—	_	—	Big	
				I	I		M		1	
			1 Normal completion interrupt enable 0: Disabled 1: Enabled	1 Abnormal termination interrupt enable 0: Disabled 1: Enabled	1 Must be written as 0.	0 Must be written as 0.	0 Must be written as 0.	0 Must be written as 0.	1 Must be written as 0.	0 Must be written as 0.
			31	30	29	28	27	26	25	24
			Str	_	_	_	_	_	_	_
			W	—	—	—	—	—	—	W
			0	0	0	0	0	0	0	0
			1: Channel 3 start							Must be written as 0.

DMA Controller (14 of 16)

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				—			_	—	—	_	—
				—	—	—	—	—		R/W	
				0	0	0	0	0	0	0	0
									Must be written as 0.	Must be written as 0.	Must be written as 0.
				15	14	13	12	11	10	9	8
				—	_	_	—		—	—	—
				—	_				—	—	—
				0	0	0	0	0	0	0	0
	CSR3	DMA Channel	FFFF	23	22	21	20	19	18	17	16
aSheet4		Status	E264H	NC	AbC	—	BES	BED	Conf	_	—
aonoori	0.00111	Register 3			R/W			R		_	—
				0	0	0	0	0	0	0	0
				1: Normal termination status flag		Must be written as 0.	1: Bus error (source)	1: Bus error (destination)	1: Configuration error		
				31	30	29	28	27	26	25	24
				Act	_		—	—	—	—	—
				R	_			—		_	—
			.	0	0	0	0	0	0	0	0
				1: Channel 3 active							

DMA Controller (15 of 16)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			SAddr7	SAddr6	SAddr5	SAddr4	SAddr3	SAddr2	SAddr1	SAddr0
							W			
			15	14	13	12	11	10	9	8
			SAddr15	SAddr14	SAddr13	SAddr12	SAddr11	SAddr10	SAddr9	SAddr
							W			
	DMA Source	FFFF	00		04		fined	10	47	40
SAR3	Address	E268H	23	22	21	20 SAddr20	19	18	17	16
	Register 3		SAddr23	SAddr22	SAddr21	-	SAddr19 W	SAddr18	SAddr17	SAddr1
				•			fined	-		
t a S I			31	30	29	28	27	26	25	24
			SAddr31	SAddr30	SAddr29	SAddr28	SAddr27	SAddr26	SAddr25	SAddr2
							W fined			
			7	6	5	4	3	2	1	0
			DAddr7	DAddr6	DAddr5	DAddr4	DAddr3	DAddr2	DAddr1	DAddr
						R/	Ŵ			
			4.5		10		fined	10		
			15	14	13	12	11	10	9	8
	DMA		DAddr15	DAddr14	DAddr13	DAddr12 R/	DAddr11 W	DAddr10	DAddr9	DAddr
DAR3	Destination	FFFF					fined			
Diato	Address Register 3	E26CH	23	22	21	20	19	18	17	16
			DAddr23	DAddr22	DAddr21	DAddr20	DAddr19	DAddr18	DAddr17	DAddr1
							W fined			
			31	30	29	28	27	26	25	24
			DAddr31	DAddr30	DAddr29	DAddr28	DAddr27	DAddr26	DAddr25	DAddr2
							W			
			7	6	5	4	3	2	1	0
			BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0
							W			
			15	14	10	1	fined	10	0	0
			15 BC15	14 BC14	13 BC13	12 BC12	11 BC11	10 BC10	9 ВС9	8 BC8
			BC 15	DC14	DC13		W	BCIU	BC9	BC0
BCR3	DMA Byte Count	FFFF		i	i		fined		1	i
-	Register 3	E270H	23	22	21	20	19	18	17	16
			BC23	BC22	BC21	BC20	BC19 W	BC18	BC17	BC16
							fined			
			31	30	29	28	27	26	25	24
				—	—	—	—	—	—	_
			0	0	0	- 0	0	0	0	0
	l	1	0					0		0



DMA Controller (16 of 16)

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				_	_	DACM2	DACM1	DACM0	SACM2	SACM1	SACM0
								R/			<u> </u>
		DMA		0	0	0 Bit position a addresses at 000: Bit 0 001: Bit 4 010: Bit 8 011: Bit 12 100: Bit 16 101: Reserve 110: Reserve 111: Reserve	ed	0 ation	0 Bit position a are counted 000: Bit 0 001: Bit 4 010: Bit 8 011: Bit 12 100: Bit 16 101: Reserve 110: Reserve	ed	0 e addresses
	DTCR3	Transfer	FFFF	15	14	13	12	11	10	9	8
ww.DataSheet4		Control Register 3	E278H		-			_		_	
		register o					-	_			
				0	0	0	0	0	0	0	0
				23	22	21	20	19	18	17	16
						_	—	_	_		
				0	0	0	0	0	0	0	0
				31	30	29	28	27	26	25	24
				_	_	_		—	_	—	_
					0						
				0 7	0 6	0 5	0 4	0 3	0 2	0	0 0
										1	
					—						—
				0	0	0	0	0	0	0	0
				15	14	13	12	11	10	9	8
									_	_	_
				0	0	0	0	0	0	0	0
		DMA	FFFF	23	22	21	20	19	18	17	16
	DCR	Control Register	E280H			_		_	_	—	_
		Register		—	—	—	—	—	—	—	—
				0	0	0	0	0	0	0	0
				31	30	29	28	27	26	25	24
				Rst W		 	 				
				0	0	0	0	0	0	0	0
				1: DMAC software reset							
				7	6	5	4	3	2	1	0
				DOT7	DOT6	DOT5	DOT4	DOT3	DOT2	DOT1	DOT0
							R/ Unde				
				15	14	13	12	11	10	9	8
				DOT15	DOT14	DOT13	DOT12	DOT11	DOT10	DOT9	DOT8
		DMA					R/	W	-		
	DHR	Data Holding	FFFF E28CH		00		Unde		40	4-	4.0
		Register	220011	23	22	21	20	19	18	17	16
				DOT23	DOT22	DOT21	DOT20 R/	DOT19 W	DOT18	DOT17	DOT16
						i	Unde	fined			
				31	30	29	28	27	26	25	24
				DOT31	DOT30	DOT29	DOT28	DOT27	DOT26	DOT25	DOT24
							R/ Unde				
							0				

19.6 8-Bit Timers (TMRAs)

ſ	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				TA0RDE	_		_	I2TA01	TA01PRUN	TA1RUN	TAORUN
				R/W	—	_	—		R/	W	
		TMRA01		0	—	—	—	0	0	0	0
	TA01RUN	Run	FFFF	Double				IDLE	Prescalar	Run/Stop Co	ontrol
	into into in	Register	F100H	Buffering				0: Off	Run/Stop	0: Stop & cle	ar
		rtegiotor		0: Disable				1: On	Control	1: Run	
				1: Enable					0: Stop		
									1: Run		
				TA2RDE		—		I2TA23	TA23PRUN	TA3RUN	TA2RUN
				R/W						W	
		TMRA23		0				0	0	0	0
	TA23RUN	Run	FFFF F108H	Double				IDLE	Prescalar	Run/Stop Co	
-+4	Loom	Register	FIUON	Buffering				0: Off	Run/Stop	0: Stop & cle	ar
:et4	J.com			0: Disable				1: On	Control	1: Run	
				1: Enable					0: Stop 1: Run		
ŀ				TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
					171011110		R/				171002110
		TMRA01		0	0	0	0	0	0	0	0
	TA01MOD	Mode	FFFF	Operating mo	ode	PWM period		TMRA1 clock		TMRA0 cloc	k source
	into into E	Register	F104H	00: 8-bit inte		00: Reserved	1	00: TA0TRG		00: TA0IN in	put
		5		01: 16-bit int		01: 2 ⁶ -1		01: φT1		01: φT1	
				10: 8-bit PP		10: 2 ⁷ -1 11: 2 ⁸ -1		10:		10:	
ŀ				11: 8-bit PW			D14/1400	11: φT256	TAGOLIKA	11: φT16	TAGOLIKA
				TA23M1	TA23M0	PWM21	PWM20 R/	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0
				0	0	0	0	0	0	0	0
		TMRA23	FFFF	Operating mo		PWM period	Ū	TMRA3 clock	-	TMRA2 cloc	-
	TA23MOD	Mode	F10CH	00: 8-bit inte		00: Reserved	ł	00: TA2TRG		00: TA2IN in	
		Register		01: 16-bit int		01: 2 ⁶ -1		01: φT1		01: φT1	
				10: 8-bit PP0	3	10: 2 ⁷ -1		10:		10:	
				11: 8-bit PW	М	11: 2 ⁸ -1		11: φT256		11: φT16	
				_	—		—	TAFF1C1	TAFF1C0	TAFF1IE	TAFF1IS
					—		—		R/		
		TMRA01			—	—		1	1	0	0
		Timer Flip-	FFFF					00: Toggles		TA1FF	TA1FF
	TA1FFCR	Flop	F105H					(software) 01: Sets TA1		toggle enable	toggle trigger
		Control	1 10011					10: Clears T/		0: Disable	0: TMRA0
		Register						11: Don't-car		1: Enable	1: TMRA1
								This field is a			
								as 11.	-		
								TAFFOOL		TAFFOIR	TAFF3IS
				_	—	—	—	TAFF3C1	TAFF3C0	TAFF3IE	1411313
					—		—		R/	W	
		TMRA23				 		1	R/ 1	W 0	0
		TMRA23 Timer Flip-			—			1 00: Toggles ⁻	R/ 1 TA3FF	W 0 TA3FF	0 TA3FF
	TA3FFCR	Timer Flip- Flop	FFFF		—			1 00: Toggles ⁻ (software	R/ 1 TA3FF e toggle).	W 0 TA3FF toggle	0 TA3FF trigger
	TA3FFCR	Timer Flip- Flop Control	FFFF F10DH		—			1 00: Toggles (software 01: Sets TA3	R/ TA3FF e toggle). FFF to 1	W 0 TA3FF toggle enable	0 TA3FF trigger 0: TMRA2
	TA3FFCR	Timer Flip- Flop			—			1 00: Toggles (software 01: Sets TA3 10: Clears T/	R/ TA3FF e toggle). 3FF to 1 A3FF to 0	W TA3FF toggle enable 0: Disable	0 TA3FF trigger
	TA3FFCR	Timer Flip- Flop Control			—			1 00: Toggles (software 01: Sets TA3	R/ TA3FF e toggle). JFF to 1 A3FF to 0 e	W 0 TA3FF toggle enable	0 TA3FF trigger 0: TMRA2

19.7 16-Bit Timer/Event Counters (TMRBs)

16-Bit Timer Control (1 of 2)

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				TB0RDE	—		—	I2TB0	TB0PRUN		TBORUN
				R/	W		_		w		R/W
		THERE		0	0	_	_	0	0	_	0
	TBORUN	TMRB0 Run	FFFF	Double	Must be			IDLE	Prescalar		Run/Stop
	TBORON	Register	F180H	Buffering	written as			0: Off	Run/Stop		Control
		rtegister		0: Disable	0.			1: On	Control		0: Stop &
				1: Enable					0: Stop		clear
									1: Run		1: Run
				TB1RDE	—			I2TB1	TB1PRUN		TB1RUN
				R/					W	—	R/W
Deteoleret		TMRB1	FFFF	0 Double	0 Must be			0 IDLE	0 Prescalar		0 Run/Stop
v.DataSheet4	U TB1RUN	Run	F190H	Buffering	written as			0: Off	Run/Stop		Control
		Register		0: Disable	0.			1: On	Control		0: Stop &
				1: Enable					0: Stop		clear
									1: Run		1: Run
				TB2RDE	—	—	—	I2TB2	TB2PRUN	—	TB2RUN
				R/	W	—	—	R/	W	—	R/W
		TMRB2		0	0	ļ		0	0	—	0
	TB2RUN	Run	FFFF	Double	Must be			IDLE	Prescalar		Run/Stop
		Register	F1A0H	Buffering	written as			0: Off	Run/Stop		Control 0: Stop &
				0: Disable 1: Enable	0.			1: On	Control 0: Stop		clear
									1: Run		1: Run
				TB3RDE	_		_	I2TB3	TB3PRUN		TB3RUN
				R/		_	_		W	—	R/W
		TMRB3		0	0	—	—	0	0	—	0
	TB3RUN	Run	FFFF	Double	Must be			IDLE	Prescalar		Run/Stop
	IBSICON	Register	F1B0H	Buffering	written as			0: Off	Run/Stop		Control
				0: Disable	0.			1: On	Control		0: Stop &
				1: Enable					0: Stop		clear
						TB0CP0	TB0CPM1	TB0CPM0	1: Run TB0CLE	TB0CLK1	1: Run TB0CLK0
					 W	W*	TBOCFINIT	I DOCE IVIO	R/W	TDUCENT	TBUCERU
		-		0	0	1	0	0	0	0	0
	TB0MOD	TMRB0 Mode	FFFF	Must be writt		Software	Capture trigg		UC0 clear	TMRB0 cloc	
	TBOWOD	Register	F182H			capture	00: Disabled		control	00: TB0IN0 i	nput
		riegiotoi				0: Capture	01: TB0IN01		0: Disable	01:	
						1: Don't	10: TB0IN0↑		1: Enable	10: φT4	
						care	11: TA1OUT			11: ¢T16	TRACLIKO
						TB1CP0 W*	TB1CPM1	TB1CPM0	TB1CLE R/W	TB1CLK1	TB1CLK0
				0	0	1	0	0	0	0	0
		TMRB1	FFFF	0 Must be writt	-	Software	0 Capture trigg		UC1 clear	U TMRB1 cloc	
	TB1MOD	Mode	F192H		011 00 00.	capture	00: Disabled	0.0	control	00: TB1IN0 i	
		Register				0: Capture	01: TB1IN01		0: Disable	01:	
						1: Don't	10: TB1IN0↑		1: Enable	10:	
	ļļ					care	11: TA1OUT			11: φT16	i
						TB2CP0	TB2CPM1	TB2CPM0	TB2CLE	TB2CLK1	TB2CLK0
				R/		W*	0	0	R/W	0	0
		TMRB2	FFFF	0 Must be writt	0 en as 00	1 Software	0 Capture trigg		0 UC2 clear	0 TMRB2 cloc	
	TB2MOD	Mode	F1A2H	Must be writt	en as 00.	capture	00: Disabled	615	control	00: TB2IN0 i	
		Register				0: Capture	01: TB2IN01	TB2IN1↑	0: Disable	01: φT1	
						1: Don't	10: TB2IN0↑	TB2IN0↓	1: Enable	10:	
						care	11: TA1OUT			11: φT16	-
						TB3CP0	TB3CPM1	TB3CPM0	TB3CLE	TB3CLK1	TB3CLK0
				R/		W*			R/W	1	
		TMRB3		0	0	1	0	0	0	0	0
	TB3MOD	Mode	FFFF F1B2H	Must be writt	en as 00.	Software	Capture trigg	ers	UC3 clear	TMRB3 cloc	
		Register				capture 0: Capture	00: Disabled 01: Disabled		control 0: Disable	00: TB3IN0 i 01:	nput
						1: Don't	10: Disabled		1: Enable	10: ¢T4	
						care	11: TA1OUT	↑TA1OUT↓		11: φT16	
										•	



16-Bit Timer Control (2 of 2)

	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				_	—	TB0C1T1	TB0C0T1	TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0
				W	/*		R	Ŵ		W	/*
		TMRB0		1	1	0	0	0	0	1	1
		Timer Flip-		Must be writt	en as 11.	TB0FF0 tog	gle-trigger			TB0FF0 cont	rol
	TB0FFCR	Flop	FFFF			0: Trigger di				00: Toggle	
		Control	F183H			1: Trigger er	nabled			01: Set	
		Register					-	1	-	10: Clear	
		0		* T I ' C I I '		UC0	$\text{UC0} \rightarrow$	UC0 =	UC0 =	11: Don't car	-
				* This field is		→TB0CP1	TB0CP0	TB0RG1	TB0RG0	* This field is	
				read as 11.						read as 11.	
						TB1C1T1	TB1C0T1	TB1E1T1	TB1E0T1	TB1FF0C1	TB1FF0C0
				N		-		/W		W	
		TMRB1		1	1	0	0	0	0	1	1
DataSheet4		Timer Flip-	FFFF	Must be writt	en as 11.	TB1FF0 tog				TB1FF0 cont	rol
DataSheet4	TB1FFCR	Flop	F193H			0: Trigger di				00: Toggle 01: Set	
		Control	1 13511			1: Trigger er	labled			10: Clear	
		Register				UC1 →	UC1 →	UC1 =	UC1 =	11: Don't car	0
				* This field is	always	TB1CP1	TB1CP0	TB1RG1	TB1RG0	* This field is	
				read as 11			101010		1BIII00	read as 1	
				_	—	TB2C1T1	TB2C0T1	TB2E1T1	TB2E0T1	TB2FF0C1	TB2FF0C0
				N	/*		R	Ŵ	•	W	/*
		TMRB2		1	1	0	0	0	0	1	1
		Timer Flip-		Must be writt	en as 11.	TB2FF0 tog	gle-trigger			TB2FF0 cont	rol
	TB2FFCR	Flop	FFFF			0: Trigger di				00: Toggle	
		Control	F1A3H			1: Trigger er	nabled			01: Set	
		Register						1		10: Clear	
				* This field is		$UC2 \rightarrow$	$UC2 \rightarrow$	UC2 =	UC2 =	11: Don't car * This field is	-
				read as 11		TB2CP1	TB2CP0	TB2RG1	TB2RG0	read as 1	
						TB3C1T1	TB3C0T1	TB3E1T1	TB3E0T1	TB3FF0C1	TB3FF0C0
				W				/W	1 1002011	N N	
		-		1	1	0	0	0	0	1	1
		TMRB3 Timer Flip-		Must be writt	en as 11.	TB3FF0 tog	gle-trigger		•	TB3FF0 cont	rol
	TB3FFCR	Flop	FFFF			0: Trigger di				00: Toggle	
	TBSITCK	Control	F1B3H			1: Trigger er	nabled			01: Set	
		Register					-			10: Clear	
						$UC3 \rightarrow$	$UC3 \rightarrow$	UC3 =	UC3 =	11: Don't car	-
				* This field is		TB3CP1	TB3CP0	TB3RG1	TB3RG0	* This field is	
				read as 11	1.					read as 1	

19.8 Serial I/O (SIO)

SIO0

Mnemoni	c Name	Address	7	6	5	4	3	2	1	0
SC0CR	Serial	FFFF	RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Channel 0	F201H	R	R/	W	R (C	leared when r	ead)	R	/W
	Control		0	0	0	0	0	0	0	0
	Register		Bit 8 of a	Parity type	Parity	1: Error has	occurred.		0:SCLK0↑	0: Baud rate
			received	0: Odd	0: Disabled	Overrun	Parity	Framing	1:SCLK0↓	generato
			character	1: Even	1: Enabled					1: SCLK0
										input
SC0MOD0	Serial	FFFF	TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
	Channel 0	F202H		-	-	R/	W	-	-	
	Mode		0	0	0	0	0	0	0	0
	Register 0		Bit 8 of a	Handshake	Receive	Wake-up	Serial transfe		Serial clock	
t4U.com			transmitted	control	control	function	00: I/O Interf		00: TA0TRG	· /
			character	0: Disables	0: Disables	0: Disabled	01: 7-bit UAF		01: Baud rat	
				CTS	receiver	1: Enabled	10: 8-bit UAF		10: Internal f	
				operation			11: 9-bit UAF	RI mode	11: External	
				1: Enables CTS	receiver				(SCLK0	input)
				operation						
BR0CR	Baud Rate	FFFF		BR0ADDE	BB0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
BROOK	Generator 0	F203H		DRUADDE	DROCKT		W	DR002	DIGOT	DICOGO
	Control	. 20011	0	0	0	0	0	0	0	0
	Register		Must be	N+	00: ¢T0	Ű	Ű	Ŭ		
			written as	(16–K)/16	01: ¢T2					
			0.	function	10: T 8			Clock divis	sor value N	
				0: Disabled	11:					
				1: Enabled						
BR0ADD	Baud Rate	FFFF	_		—	—	BR0K3	BR0K2	BR0K1	BR0K0
	Generator 0	F204H	—	—	—	—		R	/W	
	Control		—			—	0	0	0	0
	Register							Value of K in	N+(16-K)/16	
SC0MOD1	Serial	FFFF	I2S0	FDPX0	—	—	—	—	—	—
	Channel 0	F205H	R/W	R/W	—	—	—	—	—	
	Mode		0	0	—	—	—	—	—	—
	Register 1		IDLE	Synchro-						
			0: Off	nous						
			1: On	0: Half-						
				duplex						
				1: Full-						
				duplex		1			1	



Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Serial		R	R	Ŵ	R (C	Cleared when i	read)	R	Ŵ
	Channel 1	FFFF	0	0	0	0	0	0	0	0
SC1CR	Control	F209H	Bit 8 of a	Parity type	Parity	1: E	Fror has occu	rred.	0: SCLK1↑	0: Baud ra
	Register	120011	received character	0: Odd 1: Even	0: Disabled 1: Enabled	Overrun	Parity	Framing	1: SCLK1↓	genera 1: SCLK1 input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
						R	Ŵ			
			0	0	0	0	0	0	0	0
	Serial		Bit 8 of a	Handshake	Receive	Wake-up	Serial transfe		Serial clock	```
SC1MOD0	Channel 1	FFFF	transmitted	control	control	function	00: I/O Interf		00: TA0TRG	
SCIMODO	Mode	F20AH	character	0: Disables	0: Disables	0: Disabled	01: 7-bit UAF		01: Baud rat	
411.0000	Register 0			CTS	receiver	1: Enabled	10: 8-bit UA		10: Internal f	
4U.com				operation 1: Enables	1: Enables receiver		11: 9-bit UAI	RImode	11: External (SCLK1	
				CTS	receiver				(SULKI	input)
				operation						
				BR1ADDE	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S
				DITINUUL	Bittoitti		W	DITIOL	Bittion	DICIO
	Baud Rate		0	0	0	0	0	0	0	0
BR1CR	Generator 1	FFFF	Must be	N +	00:					
DIVION	Control	F20BH	written as	(16–K)/16	01: φT2					
	Register		0.	function	10:			Clock divis	sor value N	
				0: Disabled	11: φT32					
				1: Enabled		1		•		,
	Baud Rate			—	—	—	BRK1K3	BRK1K2	BRK1K1	BRK1
BR1ADD	Generator 1	FFFF	—			<u> </u>	<u> </u>		<u>/W</u>	
	Control Register	F20CH					0	0	0	0
	Register		1000	FDPX0					N+(16–K)/16	1
			12S0	<u>i FDPXU</u> W	—	-	-		-	
			0 K	0						
	Serial		IDLE	U Synchro-	<u> </u>	<u> </u>		<u> </u>	+	
SC1MOD1	Channel 1	FFFF	0: Off	nous						
00111021	Mode	F20DH	1: On	0: Half-						
	Register 1			duplex						
				1: Full-						

Mnemor	nic Name	Address	7	6	5	4	3	2	1	0
			RB8	EVEN	PE	OERR	PERR	FERR	—	—
	Serial		R	R	Ŵ	R (C	leared when	read)	R	Ŵ
SC3CR	Channel 3	FFFF	0	0	0	0	0	0	0	0
COOCIA	Control	F281H	Bit 8 of a	Parity type	Parity	1: E	rror has occu	rred.	Must be writ	ten as 00.
	Register		received character	0: Odd 1: Even	0: Disabled 1: Enabled	Overrun	Parity	Framing		•
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
				-		R	W			
	Serial		0	0	0	0	0	0	0	0
SC3MOD	0 Channel 3 Mode Register 0	FFFF F282H	Bit 8 of a transmitted character	Must be written as 0.	Receive control 0: Disables receiver	Wake-up function 0: Disabled 1: Enabled	Serial transfe 00: Reserve 01: 7-bit UAI 10: 8-bit UAI	d RT mode	Serial clock 00: TA0TRG 01: Baud rat 10: Internal f	(timer) e generat
et4U.com					1: Enables receiver		11: 9-bit UAI	RT mode	11: Don't ca	re
				BR3ADDE	BR3CK1	BR3CK0	BR3S3	BR3S2	BR3S1	BR35
							W		•	
	Baud Rate Generator 3	FEEE	0	0	0	0	0	0	0	0
BR3CR	Control Register	FFFF F283H	Must be written as 0.	N + (16–K)/16 function 0: Disabled 1: Enabled	00: φT0 01: φT2 10: φT8 11: φT32			Clock divi	sor value N	
	Baud Rate					—	BR3K3	BR3K2	BR3K1	BR3k
BR3ADD	Generator 3	FFFF		—	—	—		R	2/W	
BIGADE	Control	F284H	_	—	—	—	0	0	0	0
	Register		—	—	—	—		Value of K ir	n N+(16–K)/16	
			I2S0	—	—	—	—			
	Serial	.	R/W	—	—	—	—		-	—
SC3MOD	1 Channel 3	FFFF	0	—	—	—	—		—	
	Mode Register 1	F285H	IDLE 0: Off							
		1	1: On				1	1	1	1

SIO4

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			RB8	EVEN	PE	OERR	PERR	FERR	—	—
	Serial		R	R/	Ŵ	R (C	leared when r	ead)	R/	W
SC4CR	Channel 4	FFFF	0	0	0	0	0	0	0	0
00401	Control	F289H	Bit 8 of a	Parity type	Parity	1: E	rror has occur	red.	Must be wr	itten as 00.
	Register		received character	0: Odd 1: Even	0: Disabled 1: Enabled	Overrun	Parity	Framing		
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
						R/	W			
	Serial		0	0	0	0	0	0	0	0
SC4MOD0	Channel 4 Mode Register 0	FFFF F28AH	Bit 8 of a transmitted character	Must be written as 0.	Receive control 0: Disables receiver 1: Enables receiver	Wake-up function 0: Disabled 1: Enabled	Serial transfe 00: Reserved 01: 7-bit UAF 10: 8-bit UAF 11: 9-bit UAF	d RT mode RT mode	Serial clock (00: TA0TRG 01: Baud rate 10: Internal f: 11: Don't car	(timer) e generator sys/2 clock
			_	BR4ADDE	BR4CK1	BR4CK0	BR4S3	BR4S2	BR4S1	BR4S0
				-		R/	W			
	Baud Rate		0	0	0	0	0	0	0	0
BR4CR	Generator 4 Control Register	FFFF F28BH	Must be written as 0.	N + (16–K)/16 function 0: Disabled 1: Enabled	00: φT0 01: φT2 10: φT8 11: φT32			Clock divis	sor value N	
	Baud Rate			—	—	—	BR4K3	BR4K2	BR4K1	BR4K0
BR4ADD	Generator 4	FFFF	_	—	—	—		R/	Ŵ	
BR4ADD	Control	F28CH		—	—	—	0	0	0	0
	Register							Value of K in	N+(16–K)/16	
			12S0	—	—	—	—	—		_
	Serial		R/W	—	—	—	—		—	—
SC4MOD1	Channel 4	FFFF	0					—		—
	Mode Register 1	F28DH	IDLE 0: Off 1: On							

19.9 Serial Bus Interface (SBI)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0/
			BC2	BC1	BC0	ACK	—	SCK2	SCK1	SCK0 SWRMON
		FFFF		W	1	R/W		W	W	R/W
		FFFF F240H	0	0	0	0	—	0	0	1
	Serial Bus Interface	(l ² C Bus Mode)	Number of b (when ACK = 000: 8, 001 011: 3, 100 110: 6, 111	I: 1, 010: 2): 4, 101: 5	r	ACK clock pulse 0: No ACK 1: ACK		(on writes) / 3 000: 4, 00 011: 7, 10	output clock f Software rese 1: 5, 010: 6 0: 8, 101: 9 1: Reserved	
SBI0CR1	Control		SIOS	SIOINH	SIOM1	SIOM0	_	SCK2	SCK1	SCK0
	Register 1				N				V	R/W
			0	0	0	0	—	0	0	1
U.com		FFFF F240H (SIO Mode)	Start transfer 0: Stop 1: Start	Abort transfer 0: Continue 1: Abort	Transfer mod 00: Transmit 01: Reserved 10: Transmit/ mode 11: Receive r	mode I Receive		Software res 000: 3, 001 011: 6, 100	1: 4, 010: 5	
	SBI Data		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
SBI0DBR	Buffer	FFFF F241H				R (receive) /	W (transmit)			
	Register	124111				Unde	efined			
			SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS
				1	1		V		1	1
	I ² C bus		0	0	0	0	0	0	0	0
I2C0AR	FC bus Address Register	FFFF F242H	When the SE SBI respond		d as a slave, t	his field specif	ïes a 7-bit l²C∙	bus address t	o which the	Address recognition 0: Recognize 1: Does not recognize
			MST	TRX	BB	PIN	SBIM1	SBIM0	SWRST1	SWRST0
						\	v			
			0	0	0	1	0	0	0	0
		FFFF F243H	Master/ slave	Transmit/ receive	START/ STOP generation	INTSBI interrupt clear	Operating m 00: Port mod 01: SIO mod 10: I ² C Bus r 11: Reserved	le e node	Software res A write of 10 a write of 01	
		(l ² C Bus	MST	TRX	BB	PIN	AL	AAS	AD0	LRB
		Mode)	WIG I		00		<u>۲</u>	7010	, ABO	
			0	0	0	1	0	0	0	0
SBI0CR2 on writes SBI0SR on reads	Serial Bus Interface Control 2 /Status Register		Master/ slave	Transmit/ receive	I ² C Bus status	INTS2 interrupt status	Arbitration lost 0: —	Addressed as slave 0: — 1: Detected	Address 0 (general call)	Last received bit 0: 0 1: 1
			_	_	_	_	SIOF	SEF	_	_
				_			I	2	—	
				—	—	—	0	0	—	—
		FFFF F243H (SIO Mode)					Serial transfer status 0: Terminated 1: In progress	Shift operation status 0: Terminated 1: In progress		
			_	I ² SBI0	_	_			_	_
	Serial Bus			R/W			_	_	_	W
SBI0BR0	Interface	FFFF		0						0
	Control Register 0	F244H		IDLE 0: Off 1: On						Must be written as 0.
			P4EN	—	—	—	—	—	—	—
	Serial Bus		R/W			-	-	—		
SBI0BR1	Interface Control Register 1	FFFF F245H	0 Internal clock 0: Off							
			1: On							

19.10 A/D Converter (ADC)

Ν	Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				EOCF	ADBF	_	—	ITM0	REPEAT	SCAN	ADS
					2		:	R/		:	-
	ADMOD0	A/D Mode Control Register 0	FFFF F310H	0 End-of- conversion flag 0: Before conversion or conversion in progress 1: Conversion completed	0 A/D conversion busy flag 0: Idle 1: Conversion in progress	0 Must be written as 0.	0 Must be written as 0.	0 Interrupt timing in fixed- channel continuous conversion mode	0 1: Continuous conversion	0 1: Channel scan conversion	0 1: A/D conversion start
eet4	.com			VREFON	I2AD	—	—	ADTRGE	ADCH2	ADCH1	ADCH0
				R/		_				W	
				0 VREF	0 IDLE	—	—	0 External	i	0 channel selec	
	ADMOD1	A/D Mode Control Register 1	FFFF F311H	control 0: Off 1: On	0: Off 1: On			conversion trigger 0: Disable 1: Enable	SCAN= 000 AN0 001 AN1 010 AN2 011 AN3	$ANO \rightarrow AN'$ $ANO \rightarrow AN$ $ANO \rightarrow AN$ $ANO \rightarrow AN$	
									100 AN4 101 AN5 110 AN6 111 AN7	$AN3$ $AN4$ $AN4 \rightarrow AN$ $AN4 \rightarrow AN$ $AN4 \rightarrow AN$ $AN6 \rightarrow AN$	$5 \rightarrow AN6$
-		A/D		ADR01	ADR00					l	ADR0RF
		Conversion	FFFF	ADRUI							R
	ADREG04L	Result Reg 0/4 Low	F300H	Unde		_	—	—	—	—	0
	ADREG04H	A/D Conversion	FFFF	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
		Result Reg 0/4 High	F301H				Unde	fined			
		A/D		ADR11	ADR10	—	—	—	—	—	ADR1RF
	ADREG15L	Conversion Result Reg 1/5 Low	FFFF F302H	F Unde			 	 	 	 	R 0
		A/D		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
	ADREG15H	Conversion Result Reg 1/5 High	FFFF F303H				Unde	R			
		A/D		ADR21	ADR20	_	—	—	—	—	ADR2RF
	ADREG26L	Conversion Result	FFFF F304H	F Unde	R				 		R 0
┢		Reg 2/6 Low A/D		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
	ADREG26H	Conversion Result Reg 2/6 High	FFFF F305H					R fined			
⊢				ADR31	ADR30	—	—	—	—	—	ADR3RF
	ADREG37L	AD Result Reg 3/7 low	FFFF F306H	F Unde	R						R 0
⊢		A/D		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
	ADREG37H	Conversion Result Reg 3/7 High	FFFF F307H					R			
				_			—	—	—	ADCCK1	ADCCK0
					—		—	—		R/	W
	ADCCLK	A/D Conversion Clock Select Register	FFFF EE04H							0 A/D conversi 00: fsys/2 01: fsys/4 10: fsys/8 11: Reserved	

19.11 Watchdog Timer (WDT)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0			I2WDT	RESCR	
			R/W	R/	W	—	—		R/W	
	WDT	FFFF	1	0	0	—	—	0	0	0
WDMOD	Mode Register	F090H	1: WDT enable	00: 2 ¹⁶ /fsys 01: 2 ¹⁸ / fsys 10: 2 ²⁰ / fsys 11: 2 ²² / fsys				IDLE 0: Off 1: On	1: System reset	Must be written as 0.
WDCR	WDT Control Register	FFFF F091H			B1H: WDT d	– V – isable code; 4	_	ar-count code		

www.Dat19.12 Real-Time Clock (RTC)

Mnemonic	Name	Address	7	6	5	4	3	2	1	0
				—	—	—	RTCRCLR	RTCSEL1	RTCSEL0	RTCRUN
			R/W	—	—	—	R/W	R	Ŵ	R/W
	RTC		0	—	—	_	0	0	0	0
RTCCR	Control Register	FFFF F0A0H	Must be written as 0.				Accumulator.	00: 2 ¹⁴ /fs 01: 2 ¹³ /fs 10: 2 ¹² /fs 11: 2 ¹¹ /fs		0: Stop and clear the counter. 1: Begin counting.
	RTC		RUI7	RUI6	RUI5	RUI4	RUI3	RUI2	RUI1	RUI0
RTCREG	Accumu-	FFFF					R			
RICKEG	lator Register	F0A4H	0	0	0	0	0	0	0	0

20. I/O Port Equivalent-Circuit Diagrams

• How to read circuit diagrams


The circuit diagrams in this chapter are drawn using the same gate symbols as for the 74HCxx Series standard CMOS logic ICs.

The signal named STOP has a unique function. This signal goes active-high if the CPU sets the HALT bit when the STBY[1:0] field in the SYSCR2 register is programmed to 01 (i.e., STOP mode) and the Drive Enable (DRVE) bit in the same register is cleared. If the DRVE bit is set, the STOP signal remains inactive (at logic 0).


• The input protection circuit has a resistor in the range of several tens to several hundreds of ohms.

ww.DataSheet4U.com


AD0-AD7, AD8-AD15, A8-A15, P44, P71, P73-P76, P80-P87, P91-P92, P94-P95, PA0-PA5




■ A16–A23, A0–A7, RD, WR




HWR, WAIT, BUSRQ, BUSAK, R/W, P37, P40–43









21. Notations, Precautions and Restrictions

21.1 Notations and Terms

- (1) I/O register fields are often referred to as *<register_mnemonic>.<field_name>* for the interest of brevity. For example, TA01RUN.TA0RUN means the TA0RUN bit in the TA01RUN register.
- (2) fc, fs, fsys, state
 - fose: Clock supplied from the X1 and X2 pins
 - fpll: Clock generated by the on-chip PLL
 - fc: Clock selected by the PLLOFF pin
 - fs: Clock supplied from the XT1 and XT2 pins
 - fgear: Clock selected by the SYSCR1.GEAR[1:0] bits
 - fsys: Clock selected by the SYSCR1.SYSCK bit

The fsys cycle is referred to as a state.

In addition, the clock selected by the SYSCR1.FPSEL bit and the prescalar clock source selected by the SYSCR0.PRCK[1:0] bits are referred to as fperiph and ϕ T0 respectively.

21.2 Precautions and Restrictions

(1) Processor Revision Identifier

The Process Revision Identifier (PRId) register in the TX19 core of the TMP1941AF contains 0x0000_2C90.

(2) AM0- AM1 Pins

The BW0 and BW1 pins must be connected to the DVcc pin to ensure that their signal levels do not fluctuate during chip operation.

(3) Oscillator Warm-Up Counter

If an external crystal is utilized, an interrupt signal programmed to bring the TMP1941AF out of STOP mode triggers the on-chip warm-up counter. The system clock is not supplied to the on-chip logic until the warm-up counter expires.

(4) Programmable Pullup Resistors

When port pins are configured as input ports, the integrated pullup resistors can be enabled and disabled under software control. The pullup resistors are not programmable when port pins are configured as output ports.

The relevant port registers must be programmed by using store instructions.

(5) External Bus Mastership

The pin states while the bus is granted to an external device are described in Chapter 7, I/O Ports.

(6) Watchdog Timer (WDT)

Upon reset, the WDT is enabled. If the watchdog timer function is not required, it must be disabled after reset. When relevant pins are configured as bus arbitration signals, the I/O peripherals including the WDT can operate during external bus mastership.

(7) A/D Converter (ADC)

The ladder resistor network between the VREFH and VREFL pins can be disconnected under software control. This helps to reduce power dissipation, for example, in STOP mode.

(8) Undefined Bits in I/O Registers

Undefined I/O register bits are read as undefined states. Therefore, software must be coded without relying on the states of any undefined bits.

(9) Usage Restrictions

Overflow Exception #1

Problem:

When an overflow exception is taken, the EPC register might contain an incorrect return address, pointing to the instruction immediately following the one that caused an overflow.

The restart location in the EPC register should be the address of the arithmetic instruction that caused the exception, rather than the following instruction.

ww.DataSheet4U.com

		Detects	an ove	rflow an	d writes	to EPC.	
	1	1	1	↓	1		
n Arithmetic Instruction (e.g., ADD)	F	D	E	М	W		
n + 4 Next Instruction		F	D	Е	М	W	
			i i	↑	1		
Instruction Pipeline	1	Dete	cts an in	terrupt.	Writes	to EPC.	
EPC Register	 	 	 	n	n + 4		
						-	

In the above example, the processor writes address n to the EPC register upon detection of an overflow. However, executing the next instruction generates an interrupt at the same time, causing the processor to rewrite the EPC register with address n+4 in the next cycle.

• Problem-Causing Situation:

- A) Software uses the ADD, ADDI or SUB instruction in the 32-bit ISA.
- B) The ADD, ADDI or SUB instruction causes an overflow.
- C) Another exception is requested simultaneously with the overflow.

This problem occurs when all of these conditions are true.

Workarounds:

- Before returning from the overflow exception handler, determine whether the instruction pointed to by the EPC register caused an overflow.
- Make sure that two arithmetic instructions will not appear consecutively.
- Disable interrupts prior to arithmetic instructions. You should always use one of these workarounds to avoid this problem.
- Note: Toshiba's compiler uses no instructions that could cause an overflow. Therefore, since condition c) above never becomes true, this problem does not occur.

Overflow Exception #2

Problem:

If an overflow exception caused a jump to the exception handler and the first instruction in that exception handler caused another exception, the EPC register should point to the address of the first instruction in the exception handler. However, the EPC register might contain the address that caused the overflow exception.

• Problem-Causing Situation:

When, with the instruction pipeline full, an overflow exception was taken at the following sequence of instructions and then the first instruction in the overflow exception handler causes another exception

ADD, ADDI or SUB <= # Instruction that causes an overflow

Jump or branch instruction $\leq = #$ Instruction with a delay slot

Delay slot

Note: Toshiba's compiler uses no instructions that could cause an overflow. Therefore, this problem does not occur.

Workaround:

Don't place a jump or branch instruction immediately following an instruction that could cause an overflow (ADD, ADDI or SUB).

ww.DataSheet4U.com

When Using Multiple DMAC Channels (External Bus Interface Unit)

Problem:

Switching between DMA channels might cause an external chip select (CS) signal to be incorrectly driven active for one cycle. RD, WR, ALE and other external bus control signals are not driven active.

DMAC Bus Mastership		
e.g., DMAC Ch. 1 Internal Select Signal		
Sheet4U.com e.g., DMAC Ch. 2 Internal Select Signal		
DMAC Ch. 3 Internal Select Signal		
CS from External Bus I/F Unit	Γ	

In cases where the DMAC continually assumes bus mastership, switching from one channel to another causes channel 3 to be selected for one cycle as shown above. If the destination address for channel 3 references an external address space and a chip select is programmed for that address space, the external bus interface unit drives the chip select signal off chip even though no bus cycle has been started.

• Problem-Causing Situation:

- A) The system hardware uses two or more DMAC channels.
- B) The system hardware uses one or more external CS channels.
- C) While a DMA request for one channel is being serviced, a next DMA request has been received on another channel and left pending. Or, two or more channels have received DMA requests simultaneously.
- D) The destination address for channel 3 points to an external address space. (Upon reset, the content of the destination address register is undefined. Therefore, even when channel 3 is not used, its destination address register might be pointing to an external address space.)

This problem occurs when all of these conditions are true.

Workaround:

The system hardware must be designed not to operate with CS alone.

LWL and LWR Instructions

Problem:

The LWL or LWR instruction might provide incorrect results.

• Problem-Causing Situation #1:

- a. The destination of a load instruction (LB, LBU, LH, LHU, LW, LWL or LWR) is identical to that of the LWL or LWR instruction.
- b. The instruction pipeline is full. (The load instruction and the LWL or LWR instruction will be executed consecutively.)
- c. The DMAC is programmed for data cache snooping. Once the load instruction is executed, the DMAC initiates a DMA transaction. After it has been serviced, the LWLor LWR instruction is executed.

This problem occurs when all of these conditions are true.

• Problem-Causing Situation #2:

- a. The destination of a load instruction (LB, LBU, LH, LHU, LW, LWL or LWR) is identical to that of the LWL or LWR instruction.
- b. The Doze or Halt bit in the Config register is set to 1 immediately before the load instruction.
- c. The instruction pipeline is full. (The load instruction and the LWL or LWR instruction will be executed consecutively.)
- d. After the load instruction is executed, the processor is put in the STOP, SLEEP or IDLE mode.
- e. After an interrupt signaling brings the processor out of the STOP, SLEEP or IDLE mode, the LWL or LWR instruction is executed.
- Note: This applies to the case in which an interrupt signaling does not generate an interrupt upon exit from STOP, SLEEP or IDLE mode. In other words, either the IEc bit in the Status register is cleared (interrupts disabled), or if the IEc bit is set, the priority level of the incoming interrupt signaling is lower than the mask level programmed in the CMask field in the Status register. (Exit from STOP, SLEEP or IDLE mode can be accomplished even with such settings.)

This problem occurs when all of these conditions are true.

Workarounds:

To use the LWL or LWR instruction,

- 1) Place a NOP between a load instruction and the LWL or LWR instruction, or
- 2) Disable the data cache snooping of the DMAC before the LWL or LWR instruction is executed. Also, don't put the processor in STOP, SLEEP or IDLE mode before the LWL or LWR instruction is executed.

ww.DataSheet4U.com

Overflow Exception When a DSU Probe Is Used

Problem:

It looks as if an overflow exception caused a jump to the reset and nonmaskable exception vector address (0xBFC0_0000).

Problem-Causing Situation:

When an overflow exception occurs, with the processor connected to a DSU probe

Note: Toshiba's compiler uses no instructions that could cause an overflow. Therefore, this problem does not occur.

Workaround:

Don't place a jump or branch instruction immediately following an instruction that could cause an overflow (ADD, ADDI or SUB).

IDLE (Doze) Mode

Problem:

A deadlock might occur when returning to normal operating mode from IDLE (Doze) mode.

• Problem-Causing Situation:

When the DMAC initiates a DMA transaction with snooping enabled after the Doze bit in the Config register is set and before the CPU clock stops.

Workaround:

If snooping is enabled, stop the DMAC before putting the processor in IDLE (Doze) mode.

/ww.DataSheet4U.com