



INTEGRATED CIRCUIT

TECHNICAL DATA

TELEGRAM

TMP4310APL/TMP4310APLL

TECHNICAL DATA

SPECIFICATION OF TMP4310APL/TMP4310APLL

This specification is applied to TMP4310APL/TMP4310APLL, one of versions of TLCS-43.

TMP4310APL/TMP4310APLL is the low power version of TMP4310AP. There are some differences in electrical characteristics between TMP4310APL/TMP4310APLL and TMP4310AP; however, their functions, instructions and pin connections are compatible. When using and examining TMP4310APL/TMP4310APLL, therefore, it is recommended that this specification be used together with the technical data on TMP4310AP.

Main differences in electrical characteristics between AP and APL/APLL are as follows:

1. Basic clock

Internal oscillation (with resistance externally installed between X_{IN} and TEST) and external clock supply can be available.

1.1 Frequency of external supply clock

f=200kHz to 400kHz (APL) (V_{DD}=5.5V ± 20%, T_{opr}=0°C to 55°C)

f=50kHz to 200kHz (APLL)

1.2 Internal oscillation frequency

f=200kHz to 400kHz (APL, R_X=56kΩ) (V_{DD}=5.5V ± 20%, T_{opr}=0°C to 55°C)

f=110kHz to 200kHz (APLL, R_X=110kΩ)

2. Low input voltage and clock low input voltage (at time of external supply)

V_{IL} MAX.=V_{CL} MAX.=0.55V (V_{DD}=5.5V ± 20%, T_{opr}=0°C to 55°C)

3. High output voltage

V_{OH} MIN.=2.4V (V_{DD}=5.5V ± 20%, T_{opr}=0°C to 55°C, I_{OH}=-50μA)

4. Supply current

I_{DD} TYP.=30mA, I_{DD} MAX.=45mA (APL) (V_{DD}=6.0V, T_{opr}=25°C)


I_{DD} TYP.=15mA, I_{DD} MAX.=27mA (APLL)

5. Pull up resistance of RST and INT terminals is not contained.

TMP4310APL/TMP4310APLL BASIC CLOCK

The methods of generating and supplying the basic clock of TMP4310APL/TMP4310APLL are as follows:


(1) Internal oscillation



The basic clock of TMP4310APL/TMP4310APLL can be obtained by connecting the resistance as shown in the left figure.

(fosc=200kHz to 400kHz at Rx=56kΩ, APL)
(fosc=110kHz to 200kHz at Rx=110kΩ, APPLL)

(2) Supply of external clock



The basic clock of TMP4310APL/TMP4310APLL can be supplied from the external oscillation circuit as shown in the left figure.



INTEGRATED CIRCUIT

TECHNICAL DATA

TMP4310APL / TMP4310APLL

TMP4310APL/TMP4310APLL ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATING

SYMBOL	ITEM	RATING
V _{DD}	Supply Voltage	-0.5V to 7V
V _{IN}	Input Voltage	-0.5V to 7V
V _{OUT1}	Output Voltage (Except open drain terminal)	-0.5V to 7V
V _{OUT2}	Output Voltage (Open drain terminal)	-0.5V to 10V
T _{stg}	Storage Temperature	-55°C to 125°C
T _{opr}	Operating Temperature	0°C to 55°C
T _{sld}	Soldering Temperature	260°C (10sec.)

D.C. CHARACTERISTICS(V_{DD}=5.5V+20%, T_{opr}=0°C to 55°C) Unless otherwise noted.





SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
V _{IH1}	Input High (I _{NO} , I _{OO} , I _{O1} , I _{O2} , RST)	-	2.2	-	V _{DD}	V
V _{IH2}	Voltage (INT)	-	3.5	-	V _{DD}	V
V _{IL}	Input Low Voltage	-	0	-	0.55	V
V _{CH}	Clock Input High Voltage (X _{IN})	External clock supply	3.8	-	V _{DD}	V
V _{CL}	Clock Input Low Voltage (X _{IN})		0	-	0.55	V
I _{IN1}	Input Current (I _{NO} , RST, INT)	V _{IN} = V _{DD}	-	-	20	μA
I _{IN2}	Input Current (I _{OO} , I _{O1} , I _{O2})	Open Drain	V _{IN} = V _{DD}	-	20	μA
		Pull Up	-	-	-	-
I _{IL1}	Input Low Current (I _{OO} , I _{O1} , I _{O2})	Open Drain	-	-	-	-
		Pull Up	V _{IN} = 0.55V	-	-1.6	mA
I _{LO}	Output Leak Current (O _{TO} , O _{T1})	Open Drain	V _{OUT} = V _{DD}	-	20	μA
		Pull Up	-	-	-	-
V _{OH}	Output High Voltage	Open Drain	-	-	-	-
		Pull Up	I _{OH} = -50μA	2.4	-	V
V _{OL}	Output Low Voltage	Pull Up	I _{OL} = 1.6mA	-	0.4	V
I _{DD}	Supply Current	APL	V _{DD} =6.0V, Ta=25°C	-	30	mA
		APLL		-	15	mA

Pull-Up resistance of RST and INT terminals is not contained.

Low output voltage: It is possible that output port OT1 sinks large output current I_{OL} Typ.=20mA (V_{OL}=2V) for each pins. At the time when OT1 sinks large output current, low output voltage (V_{OL}) becomes V_{OL} Max.≈0.5V (I_{OL}=1.6mA).


A.C. CHARACTERISTICS ($V_{DD}=5.5V \pm 20\%$, $T_{OPR}=0^{\circ}C$ to $55^{\circ}C$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
$t_{\phi 0}$	Clock Cycle Time	External clock supply	APL	2.5	-	5.0 μs
			APLL	5	-	20 μs
t_S	Input Set Up Time	-	APL	0.9	-	- μs
			APLL	1.8	-	- μs
t_H	Input Hold Time	-	APL	0.9	-	- μs
			APLL	1.8	-	- μs
t_D	Output Delay Time	$CL=50pF$, $R(Pull up)=50k\Omega$, TTL	APL	-	-	1.8 μs
			APLL	-	-	3.6 μs
t_{INT}	INT Low Level Pulse Width	-		4	-	- Cycle
t_{RST}	RST Low Level Pulse Width	-		4	-	- Cycle
f_{osc}	Internal Oscillation Frequency	$R = 56k\Omega$	APL	200	-	400 kHz
		$R = 110k\Omega$	APLL	110	-	200 kHz


TYPICAL CHARACTERISTICS



PIN CONNECTIONS

TOP View



OUTLINE DRAWINGS

Unit in mm



- Note 1 This dimension is measured at the center of bending point of leads.
- 2 Each lead pitch is 2.54mm, and all the leads are located within $\pm 0.25\text{mm}$ from their theoretical position with respect to No.1 and No.28 leads.