



SPECIFICATION OF TMP4310APL/TMP4310APLL

This specification is applied to TMP4310APL/TMP4310APLL, one of versions of TLCS-43.

TMP4310APL/TMP4310APLL is the low power version of TMP4310AP. There are some differences in electrical characteristics between TMP4310APL/TMP4310APLL and TMP4310AP; however, their functions, instructions and pin connections are compatible. When using and examining TMP4310APL/TMP4310APLL, therefore, it is recommended that this specification be used together with the technical data on TMP4310AP.

Main differences in electrical characteristics between AP and APL/APLL are as follows:

1. Basic clock

Internal oscillation (with resistance externally installed between X_{IN} and \overline{TEST}) and external clock supply can be available.

1.1 Frequency of external supply clock

$f=200\text{kHz}$ to 400kHz (APL) ($V_{DD}=5.5\text{V} \pm 20\%$, $T_{opr}=0^\circ\text{C}$ to 55°C)

$f=50\text{kHz}$ to 200kHz (APLL)

1.2 Internal oscillation frequency

$f=200\text{kHz}$ to 400kHz (APL, $R_X=56\text{k}\Omega$) ($V_{DD}=5.5\text{V} \pm 20\%$, $T_{opr}=0^\circ\text{C}$ to 55°C)

$f=110\text{kHz}$ to 200kHz (APLL, $R_X=110\text{k}\Omega$)

2. Low input voltage and clock low input voltage (at time of external supply)

$V_{IL\text{ MAX.}}=V_{CL\text{ MAX.}}=0.55\text{V}$ ($V_{DD}=5.5\text{V} \pm 20\%$, $T_{opr}=0^\circ\text{C}$ to 55°C)

3. High output voltage

$V_{OH\text{ MIN.}}=2.4\text{V}$ ($V_{DD}=5.5\text{V} \pm 20\%$, $T_{opr}=0^\circ\text{C}$ to 55°C , $I_{OH}=-50\mu\text{A}$)

4. Supply current

$I_{DD\text{ TYP.}}=30\text{mA}$, $I_{DD\text{ MAX.}}=45\text{mA}$ (APL) ($V_{DD}=6.0\text{V}$, $T_{opr}=25^\circ\text{C}$)


$I_{DD\text{ TYP.}}=15\text{mA}$, $I_{DD\text{ MAX.}}=27\text{mA}$ (APLL)

5. Pull up resistance of \overline{RST} and \overline{INT} terminals is not contained.

TMP4310APL/TMP4310APLL BASIC CLOCK

The methods of generating and supplying the basic clock of TMP4310APL/TMP4310APLL are as follows:

(1) Internal oscillation




The basic clock of TMP4310APL/TMP4310APLL can be obtained by connecting the resistance as shown in the left figure.

($f_{osc}=200\text{kHz}$ to 400kHz at $R_X=56\text{k}\Omega$, APL)

($f_{osc}=110\text{kHz}$ to 200kHz at $R_X=110\text{k}\Omega$, APLL)

(2) Supply of external clock



The basic clock of TMP4310APL/TMP4310APLL can be supplied from the external oscillation circuit as shown in the left figure.

TMP4310APL/TMP4310APLL ELECTRICAL CHARACTERISTICS
ABSOLUTE MAXIMUM RATING

SYMBOL	I T E M	RATING
V _{DD}	Supply Voltage	-0.5V to 7V
V _{IN}	Input Voltage	-0.5V to 7V
V _{OUT1}	Output Voltage (Except open drain terminal)	-0.5V to 7V
V _{OUT2}	Output Voltage (Open drain terminal)	-0.5V to 10V
T _{stg}	Storage Temperature	-55°C to 125°C
T _{opr}	Operating Temperature	0°C to 55°C
T _{sid}	Soldering Temperature	260°C (10sec.)

D.C. CHARACTERISTICS (V_{DD}=5.5V±20%, T_{opr}=0°C to 55°C) Unless otherwise noted.

SYMBOL	PARAMETER		TEST CONDITION	MIN.	TYP.	MAX.	UNIT
V _{IH1}	Input High Voltage	(INO, IO0, IO1, IO2, RST)	-	2.2	-	VDD	V
V _{IH2}		(INT)	-	3.5	-	VDD	V
V _{IL}	Input Low Voltage		-	0	-	0.55	V
V _{CH}	Clock Input High Voltage (X _{IN})		External clock supply	3.8	-	VDD	V
V _{CL}	Clock Input Low Voltage (X _{IN})			0	-	0.55	V
I _{IN1}	Input Current (INO, RST, INT)		V _{IN} = VDD	-	-	20	μA
I _{IN2}	Input Current (IO0, IO1, IO2)	Open Drain	V _{IN} = VDD	-	-	20	μA
		Pull Up	-	-	-	-	-
I _{IL1}	Input Low Current (IO0, IO1, IO2)	Open Drain	-	-	-	-	-
		Pull Up	V _{IN} = 0.55V	-	-	-1.6	mA
I _{LO}	Output Leak Current (OTO, OT1)	Open Drain	V _{OUT} = VDD	-	-	20	μA
		Pull Up	-	-	-	-	-
V _{OH}	Output High Voltage	Open Drain	-	-	-	-	-
		Pull Up	I _{OH} = -50μA	2.4	-	-	V
V _{OL}	Output Low Voltage		I _{OL} = 1.6mA	-	-	0.4	V
I _{DD}	Supply Current	APL	VDD=6.0V, Ta=25°C	-	30	45	mA
		APLL		-	15	27	mA

Pull-Up resistance of $\overline{\text{RST}}$ and $\overline{\text{INT}}$ terminals is not contained.

Low output voltage: It is possible that output port OT1 sinks large output current I_{OL} Typ.=20mA (V_{OL}=2V) for each pins. At the time when OT1 sinks large output current, low output voltage (V_{OL}) becomes V_{OL} Max.≈0.5V (I_{OL}=1.6mA).



INTEGRATEDCIRCUIT





TECHNICAL DATA

TMP4310APL/TMP4310APLL


A.C. CHARACTERISTICS ($V_{DD}=5.5V\pm 20\%$, $T_{opr}=0^{\circ}C$ to $55^{\circ}C$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
$t_{\phi 0}$	Clock Cycle Time	External clock supply	APL	2.5	-	5.0	μs
			APLL	5	-	20	μs
t_S	Input Set Up Time	-	APL	0.9	-	-	μs
			APLL	1.8	-	-	μs
t_H	Input Hold Time	-	APL	0.9	-	-	μs
			APLL	1.8	-	-	μs
t_D	Output Delay Time	$C_L=50pF$, $R(Pull\ up)=50k\Omega$, 1TTL	APL	-	-	1.8	μs
			APLL	-	-	3.6	μs
t_{INT}	INT Low Level Pulse Width	-	4	-	-	Cycle	
t_{RST}	RST Low Level Pulse Width	-	4	-	-	Cycle	
f_{osc}	Internal Oscillation Frequency	$R = 56k\Omega$	APL	200	-	400	kHz
		$R = 110k\Omega$	APLL	110	-	200	kHz


TYPICAL CHARACTERISTICS



PIN CONNECTIONS



OUTLINE DRAWINGS



- Note 1. This dimension is measured at the center of bending point of leads.
2. Each lead pitch is 2.54mm, and all the leads are located within ± 0.25 mm from their theoretical position with respect to No.1 and No.28 leads.