



# INTEGRATED CIRCUIT

## TECHNICAL DATA

### TMP4321AP

TOSHIBA MOS Digital Integrated Circuit  
Silicon Monolithic  
N-channel Silicon Gate Depression Load

#### GENERAL DESCRIPTION

TMP4321AP is one version of single-chip microcomputer TLCS43 series processed with NMOS.


Since TMP4321AP can make periodic interrupt gained by dividing the CPU clock to 512 or 1024 using the built-in prescaler, it is most appropriate for computer control, such as sequence control.

Refer to the technical data of TLCS43 when using or considering TMP4321AP.

#### FEATURES


- o Software compatible with TLCS43 series
- o ROM capacity: 2048W x 8 Bits
- o RAM capacity: 128W x 4 Bits
- o Instruction executing rate: 4  $\mu$ s
- o Input ports: 3 x 4 Bits
- o Input/output ports: 2 x 4 Bits
- o Output ports: 3 x 4 Bits  
1 x 3 Bits
- o Interrupt level: 1 level (Interrupt by timer)
- o Subroutine nesting: 4 levels (including interrupt level)
- o ROM data readout instructions
- o I/O level: TTL compatible
- o Ports available for large current output: 2 x 4 Bits
- o +5V single power operating (operating voltage margin: 5V  $\pm$  10%)
- o Operating temperature range: -10 ~ 70°C

#### PIN CONNECTIONS



#### TIMER INTERRUPT

The following figure shows the configuration of timer interrupt circuit of TMP4321AP.




As shown in the above figure, interrupt is not caused by external source via  $\overline{\text{INT}}$  pin, but it is only caused by the output divided by the built-in prescaler. The  $\overline{\text{INT}}$  pin is usually set to "H" level (open) by the pull-up resistor, but it is not connected with the internal circuit.

Assignment of selective timer option is as follows :

- (1) Option INTDV7 is interrupted at  $\frac{1}{f_{osc}} \times 512(S)$  cycle ( $\overline{\text{Q7}}$ ).
- (2) Option INTDV8 is interrupted at  $\frac{1}{f_{osc}} \times 1024(S)$  cycle ( $\overline{\text{Q8}}$ ).

(Refer to "Mask Option Assignment" in the technical data of TLCS43 for further details.)


The relation between timer interrupt and reset is shown in the following figure.



T: INTERRUPT CYCLE BY OPTION ASSIGNMENT

Initial interrupt occurs at  $T/2$  interval after the  $\overline{\text{RST}}$  input is released, and then repeatedly occurs by every  $T$  cycle.


#### MASK ROM DATA TAPE FORMAT



#### BASIC CLOCK


The following are four methods to generate and supply the basic clock pulse in the TMP4321AP.

(1) Direct connection of crystal oscillator




When a crystal oscillator has been connected to TMP4321AP as shown in the left figure, the basic clock pulse is generated at the frequency inherent in the crystal oscillator. Recommendations for  $C_{IN}$  and  $C_{OUT}$   
 $C_{IN}=C_{OUT}=60\text{pF}$  ( $f_{OSC} \approx 500\text{KHz}$ )

(2) Direct connection of ceramic oscillator




When a ceramic oscillator has been connected to TMP4321AP as shown in the left figure, the basic clock pulse is generated at the frequency inherent in the ceramic oscillator. Recommendations for  $C_{IN}$  and  $C_{OUT}$   
 $C_{IN}=C_{OUT}=100\text{pF}$  ( $f_{OSC} \approx 500\text{KHz}$ )

(3) Direct connection of IFT



When an IFT has been connected to TMP4321AP as shown in the left figure, the basic clock pulse is determined according to the circuit constant. Recommendations for  $C_{IN}$  and  $C_{OUT}$   
 $C_{IN}=C_{OUT}=100\text{pF}$  ( $f_{OSC} \approx 500\text{KHz}$ )

(4) Supply of external clock



The basic clock pulse of TMP4321AP can be supplied by an external oscillating circuit as shown in the left figure.



# INTEGRATED CIRCUIT

## TECHNICAL DATA

### TMP4321AP

#### MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Supply Voltage	-0.5 ~ 7	V
V <sub>IN</sub>	Input Voltage	-0.5 ~ 7	V
V <sub>OUT1</sub>	Output Voltage (except open drain terminal)	-0.5 ~ 7	V
V <sub>OUT2</sub>	Output Voltage (open drain terminal)	-0.5 ~ 10	V
I <sub>OUT1</sub>	Output Current (except OT1, OT2)	4	mA
I <sub>OUT2</sub>	Output Current (OT1, OT2)	30	mA
T <sub>stg</sub>	Storage Temperature	-55 ~ 125	°C
T <sub>opr</sub>	Operating Temperature	-10 ~ 70	°C
T <sub>sld</sub>	Solder Temperature	260 (10 sec.)	°C
P <sub>w</sub>	Power Dissipation (T <sub>a</sub> = 70°C)	850	mW

#### D.C. ELECTRICAL CHARACTERISTICS (V<sub>DD</sub> = 5V±10%, T<sub>opr</sub> = -10 ~ 70°C)


SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
V <sub>IH1</sub>	Input High Voltage (I <sub>NO</sub> , I <sub>N1</sub> , I <sub>N2</sub> , I <sub>O0</sub> , I <sub>O1</sub> , R <sub>ST</sub> )	-	2.2	-	V <sub>DD</sub>	V	
V <sub>IH2</sub>	Input High Voltage ( $\overline{INT}$ )	-	3.5	-	V <sub>DD</sub>	V	
V <sub>IL</sub>	Input Low Voltage	-	0	-	0.6	V	
V <sub>CH</sub>	Input High Clock Voltage (X <sub>IN</sub> )	-	3.8	-	V <sub>DD</sub>	V	
V <sub>CL</sub>	Input Low Clock Voltage (X <sub>IN</sub> )	-	0	-	0.6	V	
I <sub>IN1</sub>	Input Current (I <sub>NO</sub> , I <sub>N1</sub> , I <sub>N2</sub> )	V <sub>IN</sub> = V <sub>DD</sub>	-	-	20	μA	
I <sub>IN2</sub>	Input Current (I <sub>O0</sub> , I <sub>O1</sub> )	Open Drain	V <sub>IN</sub> = V <sub>DD</sub>	-	-	20	μA
		Pull Up	-	-	-	-	-
I <sub>IL1</sub>	Input Low Current (I <sub>O0</sub> , I <sub>O1</sub> )	Open Drain	-	-	-	-	-
		Pull Up	V <sub>IN</sub> = 0.6V	-	-	-1.6	mA
I <sub>IL2</sub>	Input Low Current (R <sub>ST</sub> , $\overline{INT}$ )	V <sub>IN</sub> = 0.6V	-	-	-0.1	mA	
I <sub>LO</sub>	Output Leak Current (OT <sub>0</sub> , OT <sub>1</sub> , OT <sub>2</sub> , OT <sub>3</sub> )	Open Drain	V <sub>OUT</sub> = V <sub>DD</sub>	-	-	20	μA
		Pull Up	-	-	-	-	-
V <sub>OH</sub>	Output High Voltage (except X <sub>OUT</sub> )	Open Drain	-	-	-	-	-
		Pull Up	I <sub>OH</sub> = -100μA	2.4	-	-	V
V <sub>OL</sub>	Output Low Voltage (except X <sub>OUT</sub> )	I <sub>OL</sub> = 1.6 mA	-	-	0.4	V	
I <sub>DD</sub>	Supply Current	-	-	40	80	mA	

Output Low Voltage: Output large current I<sub>OL</sub> TYP.=20mA (V<sub>OL</sub>=2V) is made possible by output ports OT1, OT2. When output large current sinks, output low voltage becomes V<sub>OL</sub> MAX.≈0.5V (I<sub>OL</sub>=1.6mA).


#### A.C. ELECTRICAL CHARACTERISTICS (V<sub>DD</sub> = 5V±10%, T<sub>opr</sub> = -10 ~ 70°C) Refer to Timing Chart.

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t <sub>∅0</sub>	Clock Cycle Time	-	2	-	5	μS
t <sub>S</sub>	Input Setup Time	-	0.9	-	-	μS
t <sub>H</sub>	Input Hold Time	-	0.9	-	-	μS
t <sub>D</sub>	Output Delay Time	C <sub>L</sub> =50pF, R(Pull Up)=50kΩ, 1TTL	-	-	1.8	μS
t <sub>INT</sub>	$\overline{INT}$ (Low Level Width)	-	4	-	-	Cycle
t <sub>RST</sub>	R <sub>ST</sub> (Low Level Width)	-	4	-	-	Cycle

#### TIMING CHART



#### EXTERNAL VIEW OF PACKAGE (Plastic Package)



Note 1. The dimension of this external view indicates the lead bending center.

Note 2. Lead pitch is 2.54mm and tolerance is  $\pm 0.25$ mm against theoretical center of each lead that is obtained on the basis of No.1 and No.42 leads.