

TOSHIBA MOS TYPE DIGITAL INTEGRATED CIRCUIT TMP4700C

N-CHANNEL SILICON GATE DEPRESSION LOAD

NMOS 4-BIT SINGLE CHIP MICROCOMPUTER (TLCS-47N) TMP4700C

GENERAL DESCRIPTION

The TLCS-47 is the high speed and high performance, 4-bit single chip microcomputer series designed for general purpose use.

The TLCS-47 has variously powerful functions in order to meet with the advanced and complicated applications, which will be made in near future. In addition, software compatible NMOS family (TLCS-47N) and CMOS family (TLCS-47C) are also provided.

The TMP4700C is the system development evaluator chip used for developmental and operational check of the TLCS-47 application systems (programs).

Although the TLCS-47N and the TLCS-47C have different electric characteristics and some functions, the individual configuration of a functionally equivalent system is possible by using the TMP4700C.

Furhter, when the TMP4700C is used, the evaluation boards equivalent to respective versions of the TLCS-47 should be used.



PIN CONNECTIONS (Top View)

TMP4700C



Toshiba **R Z**

TECHNICAL DATA

PIN NAMES AND PIN DESCRIPTIONS

Pin Names	No.of Pins	1/0	Functions
Коз ∿ Коо	4	Input	Input port
$\begin{array}{c} P_{13} \ & \nabla \ P_{10} \\ P_{23} \ & \nabla \ P_{20} \end{array}$	4	Output Output	Output port (corresponding to PLA) " (")
$\begin{array}{rrrr} R_{43} & & & R_{40} \\ R_{53} & & & R_{50} \\ R_{63} & & & R_{60} \\ R_{73} & & & R_{70} \end{array}$	4 4 4 4	I/0 I/0 I/0 I/0	I/O port " "
$\begin{array}{c} R_{83} & (\underline{T}_1) \\ R_{82} & (\overline{INT}_1) \\ R_{81} & (\underline{T}_2) \\ R_{80} & (\overline{INT}_2) \end{array}$	1 1 1 1	I/0 I/0 I/0 I/0	<pre>I/O port or timer/counter input</pre>
R ₉₂ (SCK) R ₉₁ (SO) R ₉₀ (SI)	1 1 1	I/0 I/0 I/0	<pre>1/0 port or shift clock for serial port</pre>
$ \begin{array}{c} A_{11} & \circ & A_{0} \\ I_{7} & (HLT) \\ I_{6} & (INH) \\ I_{5} & (SPI) \\ I_{4} (DI_{4}) & \circ I_{0} (DI_{0}) \end{array} $	12 1 1 1 5	Output Input Input Input Input	Program memory address Program data input (Holt request signal input) " (Inhibit control signal input) " (Port control signal input) " (Data input)
$\begin{array}{ccc} DO_3 & (CF) \\ DO_2 & (LR_0) \\ DO_1 & (DEP) \\ DO_0 & (DP) \end{array}$	1 1 1 1	Output Output Output Output	Data Output (Carry flag monitor) " (L register monitor) " (Port control signal output) " (")
PNR ₃ ~ PNR ₀ CLK ST ₀ , ST ₁ &A, SB MR HFR CALD SELC HOLD	4 1 2 1 1 1 1 1 1	Output Output Output Output Output Input Input Input	Port address output Strobe signal State signal Status signal Master reset signal output Hold monitor output Data fetch cycle request signal input Clock select input Hold signal input
XIN, XOUT RESET	2	Input, Output Input	Resonator connection terminal Initialize signal input
VDD	1	Input Power	(Low level is input.)
V BB V _{HH}	1	supply Power supply	+5V (Memory power supply)
V _{SS}	1	Power supply	07







BLOCK DIAGRAM



BLOCK NAMES AND DESCRIPTIONS

Block Names	Functions
PC	Program counter (12 bits)
IR, decoder	Instruction register, Decoder
HR, LR	H register (page assignment of RAM), L register (address
	assignment in RAM page), (each 4-bit register)
RAA	RAM address buffer register (8 bits)
RAM	Deta memory
STACK	Save area of program counter and flags (RAM area)
SPW	Stack pointer word (RAM area)
DC	Data counter (12 bits, RAM area)
AX, AY	Temporary register of ALU input
ALU	Arithmetic and logic unit
AC	Accumulator
FLAG(CF,ZF,SF,GF)	Flags
K, P, R	Ports
INTR control	Interrupt control
	(EIF: Enable interrupt master F/F, EIR: Enable interrupt register)
FD	Frequency divider (4-stage prescaler + 18 stages)
TC ₁ , TC ₂	12-bit timer/counter 2-channels (RAM area)
TC control	Timer/counter control
SIO control	Serial port control.
HOLD control.	Control of hold function
SYS control	Generation of various internal control signals
CG, TG,	Clock generator, timing generator

١	I	EG	KA	ED	CIRC	UI	I
---	---	----	----	----	------	----	---





Ir

TECHNICAL DATA

FUNCTIONAL DESCRIPTION

The TMP4700C is the system development evaluator chip for the TLCS-47. When a program memory (equivalent to TMM2732D, TMM323D-1) is externally mounted, it is possible to configurate a system equivalent to the TMP4740P or the TMP4720P (the input/output circuit format, however, must be equivalent to (IOCODE AA) and in the case of (IOCODE AE) and (IOCODE AF), externally mounted resistors are required).

In the case of other input/output circuit formats of the TMP4740P and TMP4720P, or in the case of other NMOS family or CMOS family, it is also possible to configurate an equivalent system by adding an external circuit using an evaluator chip dedicated terminal. Therefore, in application systems of these models, the evaluation boards equivalent to respective versions shall be used.

Further, when the TMP4700C is used, the technical descriptions for respective versions and the instruction manuals for equivalent evaluation boards, debugging tools and the like shall also be read.

The operation of the TMP4700C is described in the following on the basis of the terminal functions.

1. TLCS-47N standard chip equivalent terminals

The terminals shown in Fig. 1.1 have the functions and characteristics equivalent to the input/output circuit format (IOCODE AA) of the standard chips (TMP4740P, TMP4720P) of the TLCS-47N. Therefore, in this case it is possible to configurate an equivalent system by externally mounting a program memory.





TECHNICAL DATA

Toshiha



Fig.1.1 TLCS-47N Standard Chip (IOCODEAA) Equivalent Terminals

2. Connection of Program Memory

As an externally mounted program memory, a programable ROM equivalent to the TMM2732D (4K x 8 bits) or TMM323D-1 (2K x 8 bits) is used.

The connecting method of a program memory and the timing chart are shown in Fig. 2.1. Further, A₁₁ and I₇ ($\overline{\rm HLT}$) terminals in the diagram are MSB,

Further, All and 17 (HLT) terminals in the diagram are MS respectively.

TMP4700C





TECHNICAL DATA



- Note 1. When the TMM323D-1 is used, the TMP4700C output terminal $\rm A_{11}$ should be opened.
- Note 2. The instruction/ROM data input terminal has a built-in pull-up resistors.
- (a) Connection of Program Memory



(b) Program Memory Access Timing Chart

Fig. 2.1 Connection of Program Memory





TECHNICAL DATA

- 3. Control Terminals for External Circuits
 - (1) Timing signals (CLK, STO, ST1, SELC)

In order for the timing control of the external circuits, 3 types of signals are transmitted from the timing generator of the TMP4700C.

The TMP4700C is capable of supporting either system of the TLCS-47N and the TLCS-47C. For selecting these systems, the \overline{SELC} signal input is used.

The timing chart of these signals is shown in Fig. 3.1. Further, the $\overline{\text{SELC}}$ terminal has a built-in pull-up resistor.



(b) TLCS-47C Support ($\overline{SELC} = 0$)

Fig. 3.1 Clock Timing Chart





東芝

Toshiha

TECHNICAL DATA

(2) System control signal inputs

I₇ (HLT)

 $\rm \overline{HLT}$ signal is the halt request signal input to the TMP4700C at time of the system debugging. $\rm \overline{HLT}$ signal input is multiplexed with data input from the external ROM and a signal is input when ST_1 signal is at high level.

When a low level signal is input into HLT signal input and accepted, the TMP4700C starts the halt operation. At this time, CPU executes no operation cycle, but as long as HLT request is being accepted, it stops the divider to operate (therefore, the counting for the timer interruption of divider, the internal clock to the timer/counter and the internal shift clock for serial transfer are also stopped, accordingly), and furthermore, it inhibits the timer/counter operation and acceptance of interrupt requests.

However, a request for LCD data fetch cycle, which is used on LCD driver built-in version is accepted (one instruction cycle). Further, the interrupt latch and the count latch for the timer/ counter are set/reset independently of HLT operation and subsequent INH operations.

Further, I7 (HLT) terminal has a built-in pull-up resistor.

I₆ (INH)

 $\overline{\text{INH}}$ signal is the control signal input for temporarily inhibiting the divider operation, timer/counter operation and interrupt request acceptance at time of the system debugging. $\overline{\text{INH}}$ signal input is multiplexed with data input from the external ROM and a signal is input when ST₁ is at high level.



PRELIMINARY



TECHNICAL DATA

As long as a low level signal is input into INH input and is being accepted, the TMP4700C stops the divider to operate and inhibits the timer/counter operation and acceptance of interrupt requests. However, a request for LCD data fetch cycle, which is used on LCD driver built-in version is accepted (one instruction cycle).

Since this INH operation can be controlled independently of HLT operation, it can be used in normal system program operation. Furthermore, it also can be used for controlling the internal monitor at time of the system debugging.

Further, I6 (INH) terminal has a built-in pull-up resistor.

HOLD

This input is equivalent to the $\overline{\text{HOLD}}$ terminal provided in the TLCS-47C.

As the system operation for the hold function, operation of this input is similar to that of each version of the TLCS-47C for \overline{HOLD} terminal input except the followings:

- (a) The oscillator is not stopped (normal oscillation is continued).
- (b) Supply current don't decrease from the value of the TMP4700C operating current.

Further, this HOLD terminal has a built-in pull-up resistor.

CALD

This is a request signal input for the data fetch cycle, which is used on LCD driver built-in version.

When a low level signal is input into the CALD input and accepted, the TMP4700C executes the LCD data fetch cycle (one instruction cycle).

Further, this CALD terminal has a built-in pull-up resistor.



TMP4700C



(3) System control signal outputs

SA, SB

SA and SB signal outputs are signals for monitoring the internal operation of the TMP4700C (See Table 3.1). These signals are switched for every instruction cycle.

SA SB

0	0	Executes the first cycle of an instruction
0	1	Executes the LCD data fetch cycle by a CALD request
1	0	Executes the halt operation by a HLT request
1	1	Executes other operations

Table 3.1 SA, SB Signal Outputs

MR

This is a response signal to $\overrightarrow{\text{RESET}}$ signal input, and is the system reset signal.

HFR

This signal is a monitor signal relative to the hold operation and is also used for an external circuit control.

(4) Port control

In order to support the versions of TLCS-47 series commonly, the TMP4700C is able to input data from an external circuit or to output data to a register created in an external circuit.

```
(a) Control signals
```

 $PNR_3 \sim PNR_0$

4 bit outputs indicating port addresses.

 DO_0 (DP), DO_1 (DEP)

These signals (DP, DEP) control the port write/read by the external circuits. They are multiplexed with data output (DO) and are transmitted when ST_1 signal is at high level.

355



TECHNICAL DATA

I5 (SPI)

 $\overline{\text{SPI}}$ signal controls the port read by the external circuits. This signal is multiplexed with data input from an external ROM and is input when ST₁ signal is at high level.

TMP4700C

PRELIMINARY

(b) Data inputs

 I_4 (DI₄) $\sim I_0$ (DI₀)

These $(DI_4 \sim DI_0)$ are the data input terminals at time of the read operation from the external circuits. They are multiplexed with data inputs from the external ROM and are input when ST₁ signal is at high level.

(c) Data outputs

 DO_3 (CF), DO_2 (LR₀), DO_1 (DEP), DO_0 (DP)

These (DO₃ \sim DO₀) are the data output terminals at time of the write operation to the external circuits. These outputs are multiplexed with other outputs and are transmitted out when ST₁ signal is at low level.

Note: The port output timing on each versions of the TLCS-47 series and that on the TMP4700C external circuit somewhat differ each other.

DO3 (CF)

Contents of the carry flag are transmitted. This CF output is multiplexed with the data output (DO) and is sent out when ST_1 signal is at high level.

 DO_2 (LR₀)

Contents of LSB of L register is transmitted. This LRO output is multiplexed with the data output (DO) and is sent out when ST_1 signal is at high level.





TECHNICAL DATA

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM	RATING	(VSS = 0V)	
------------------	--------	------------	--

SYMBOL	ITEM	RATING	UNIT
VDD	Supply Voltage	-0.5 ~ 7	v
V _{HH}			
VIN	Input Voltage	-0.5 ~ 7	v
VOUT1	Output Voltage (Except Open Drain Port)	-0.5 ~ 7	v
VOUT2	Output Voltage (Open Drain Port)	$-0.5 \sim 10$	3
LOUT	Output Current (P1, P2)	30	mA
PD	Power Dissipation (Topr = 70°C)	1	W
Tsol	Soldering Temperature • Time	260(10sec.)	
Tstg	Storage Temperature	-55 ~ 125	°C
Topr	Operating Temperature	-30 ~ 70	

RECOMMENDED OPERATING CONDITIONS $(V_{SS} = 0V)$

SYMBOL	ITEM	CONDITION	dIN.	MAX.	UNIT
Topr	Operating Temperature		-30	70	°C
VDD	Supply Voltage		4.5	5.5	
∀нн	ouppij vortage				V
V _{HH1}	Supply Voltage (Memory Stand-by)		3.5	5.5	
VIH1	High Level Input Voltage (Note 1)		2.2	VDD	
VIH2	High Level Tnput Voltage (Note 2)		3	VDD	V
VIL1	Low Level Input Voltage (Except KO)		0	0.8	v
VIL2	Low Level Input Voltage (K ₀)		0	1.2	
f _C	Clock Frequency		0.4	4.2	MHz
t _{WCH}	High Level Clock Pulse Width (Note 3)	VIN = VIH	80	-	nS
t _{WCL}	Low Level Clock Pulse Width (Note 3)	VIN = VIL	80	-	no

(Note 1) Application terminals: $R_4\, \, {\scriptstyle \sim}\,\, R_7\,,\,\, I_7\,(\overline{HLT})\,\, {\scriptstyle \sim}\,\, I_0\,(\text{DI}_0)$

(Note 2) Application terminals: Inputs other than application termianl (Note 1)

(Note 3) For external clock operation

PRELIMINARY



TMP4700C



TECHNICAL DATA

D.C. CHARACTERISTICS (VSS = 0V, $V_{DD} = V_{HH} = 5V \pm 10\%$, Topr = -30 \sim 70°C)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. (*)	MAX.	UNIT
V _{HS}	Hysteresis Voltage (Schmitt Circuit Input)		-	0.5	-	v
IIN1	Input Current (K0, RESET, TEST)	V _{DD} =V _{HH} =5.5V,V _{IN} =5.5V	-	-	20	
IIN2	Input Current (R Port)	VDD=5.5V, VIN=5.5V	-	-	20	μΑ
IIL	Current (**)	VDD=5.5V, VIN=0.4V	-	-	-2	mA
ILO	Output Leakage Current (P, R Port)	VDD=5.5V, VOUT=5.5V	-	-	20	μA
Voh	High Level Output Voltage (***)	VDD=4.5V,IOH=-400µA	2.4	-	-	
V _{OL}	Low Level Output Voltage (Except XOUT)	VDD=4.5V, IOL=1.6mA	-	-	0.4	V
IOL	Low Level Output Current (P1, P2)	VDD=5V, VOL=1V	-	20	-	mA
IDD+IHH	Supply Current	VDD=VHH=5.5V	-	70	150	mΛ
IHH1	Supply Current (Memory stand-by)	VDD=VSS, VHH=3.5V	-	5	10	illes.

(*) TYP, values are at Topr=25°C, V_{DD}=V_{HH}=5V.

(**) Application terminals: HOLD, CALD, SELC, I, (HLT) ~ Io(DIo).

(***) Application terminals: Control output terminal specific to evaluation.

A.C. CHARACTERISTICS (VSS = 0V, $V_{DD} = V_{HH} = 5V \pm 10\%$, Topr = -30 \sim 70°C)

(1)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	Unit
tcy	Instruction Cycle Time		1.9	-	40	μS
tSDH	Shift Data Holding Time	(Note 1)	0.5tcy - 300	-		nS

(Note 1) SCK, SO Terminal External Circuit



(2)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
tAD	Address Delay Time	$C_L = 100 pF$	-	-	2 70	
tIS	Data Set-up Time	11	150	-	-	nS
tIH	Data Hold Time	"	50	-	-	





- A.C. Timing Chart
- (1) Serial Port (Completion of transmission)



(2)







EXTERNAL DIMENSIONS



360