

TOSHIBA MOS TYPE DIGITAL INTEGRATED CIRCUIT T MP 4 7 9 9 C N-CHANNEL SILICON GATE DEPRESSION LOAD

NMOS 4-BIT SINGLE CHIP MICROCOMPUTER (TLCS-47N) TMP4799C

GENERAL DESCRIPTION

The TLCS-47 is the high speed and high performance, 4-bit single chip microcomputer series designed for the general purpose use.

The TLCS-47 has veriously powerful functions in order to meet with the advanced and complicated applications, which will be made in near future. In addition, software compatible NMOS family (TLCS-47N) and CMOS family (TLCS-47C) are also provided.

TMP4799C is the system development evaluator chip, which is equipped with a 24-pin socket which may directly mount the general purpose 32K EPROM (TMM2732D) on the top of the package. Therefore, when the program written in the 32K EPROM is mounted on the package, TMP4799C becomes pin compatible with TMP4740P, TMP4720P and can be used for developmental and operational check of the TLCS-47N application systems and programs. The former operates the same as the latter.

TMP4799C can be used within the range of a microcomputer for the TLCS-47N system as well as for mounting an equipment made on an experimental basis.



PRELIMINARY

FEATURES

- General purpose 32K EPROM TMM2732D (equivalent to INTEL 2732) can be used.
- Compatible with TLCS-47N single chip microcomputer family TMP4740P/TMP4720P in pin.
- Compatible with TLCS-47 series in software.
- ROM 4,096 × 8 BIT (external), FAM 256 × 4 BIT (internal)

PIN CONNECTIONS (Top View)



(NOTE) Mark : Socket for TMM2732D



TECHNICAL DATA

TMP4799C

"RELIMINARY

PIN NAMES AND PIN DESCRIPTIONS

Pin Names	No. of pins	Input/ Output	Functions		
К ₀₃ ∿ К ₀₀	4	Input	Input port		
$P_{13} \sim P_{10}$	4	Output	Output port (corresponding to PLA)		
$P_{23} \sim P_{20}$	4	Output	" (")		
$R_{43} \sim R_{40}$	4	1/0	I/O port		
$R_{53} \sim R_{50}$	4	I/0	11		
R _{6 3} ∿ R ₆₀	4	I/0			
R ₇₃ ∿ R ₇₀	4	1/0	11		
R ₈₃ (T ₁)	1	I/0	I/O port or timer/counter input		
R_{82} (INT ₁)	1	I/0	" or interrupt input		
$R_{81}^{-}(T_{2})^{-}$	1	I/0	" or timer/counter input		
R_{80}^{1} (INT ₂)	1	1/0	" or interrupt input		
R_{92} (SCK)	1	I/0	I/O port or shift clock for serial port		
R_{91} (SO)	1	I/0	" or serial output		
R ₉₀ (SI)	1	I/0	" or serial input		
X _{IN} , X _{OUT}	2	Input, Output	Resonator connection terminals		
RESET	1	Input	Initialize signal input		
TEST	1	Input	(Low level is input.)		
V _{DD}	1	Power supply	+5V		
$v_{\rm HH}$	1	Power supply	+5V (Memory power supply)		
V _{SS}	1	Power supply	OV		
$A_{11} \sim A_0$	12	Output	Program memory address		
0 ₇ ⁺ 0 ₀	8	Input	Program data input		
OE/V _{PP}	1	Output	Output buffer control Socket fo		
CE	1	Output	Chip Enable (connected with V _{SS}) TMM2732D		
V _{CC}	1	Power	+5V (connected with V _{DD})		
GND	1	Power supply	$0V$ (connected with $V_{\rm SS}$)		

Note : $\overline{\texttt{RESET}}$ terminal has no built-in pull-up resistor as well as

TEST terminal has no built-in pull-down resistor.



TECHNICAL DATA



PREI MINARY

BLOCK DIAGRAM



BLOCK NAMES AND DESCRIPTIONS

Block Names	Functions
PC IP deceder	Program counter (12 bits)
IR, decouer	Instruction register, becoder
HK, LK	H register (page assignment of KAM), L register (address assign-
	ment in RAM page), (each 4-bit register)
RAA	RAM address buffer register (8 bits)
RAM	Deta memory
STACK	Save area of program counter and flags (RAM area)
SPW	Stack pointer word (RAM area)
DC	Data counter (12 bits, RAM area)
AX, AY	Temporary register of ALU input
ALU	Arithmetic and logic unit
AC	Accumulator
FLAG(CF,ZF,SF,GF)	Flags
K, P, R	Ports
INTR control	Interrupt control (EIF: Enable interrupt master F/F,
1	EIR: Enable interrupt register)
FD	Frequency divider (4-stage prescaler + 18 stages)
TC_1 , TC_2	12-bit timer/counter 2-channels (RAM area)
TC control	Timer/counter control
SIO control	Serial port control
SYS control	Generation of various internal control signals
CG, TG	Clock generator, timing generator

364

TMP 4 7 9 9 C

NEL MINARY



FUNCTIONAL DESCRIPTION

TMP4799C is the system development evaluator chip for the TLCS-47N. When the 32K EPROM (TMM2732D) in which the program is written is mounted on the package, it is possible to configurate a system equivalent to TMP4740P or TMP4720P.

The precautions for using TMP4799C are described.

1. Program Memory (ROM) and ROM address

The precautions for using TMP4799C as an evaluator chip for TMP4720P are described.

TMP4720P contains a program memory with 2.048×8 -bit (addresses 000 - 7FF) capacity. In case of TMP4720P, the PLA data conversion table must be located in addresses 7EO - 7FF, because the MSB in the program counter is not decoded and there is no physical ROM in addresses 800 - FFF.

When TMP4799C is used with 32K EPROM, the program counter with 12-bit length is decoded and there is a program memory with 4,096 × 8-bit (addresses 000 - FFF) capacity. In case of TMP4799C, the PLA data conversion table is. therefore, located in addresses FEO - FFF.

No precaution is required, when TMP4799C is used as an evaluator chip for TMP4740P. It is because the former has the same address space as the latter.

Fig. 1.1 shows the ROM address space of TMP4740P, TMP4720P and TMP4799C.



Fig. 1.1 ROM Capacity and Address



PRELIMINARY

2. Data Memory (RAM) and RAM address

The precautions for using TMP4799C as an evaluator chip for TMP4720P are described.

Data memory contained in TMP4720P has a 128×4 -bit (addresses 00 - 7F) capacity, and the specific RAM address, which is used for the stack area, the data counter, etc., is located in addresses 40 - 7F. It is because the MSB of RAM address buffer register is not decoded and there is no physical RAM in addresses 80 - FF in TMP4720P.

In case of TMP4799C, the RAM address buffer register with 8-bit length is decoded and there is data memory with 256×4 -bit (addresses 00 - FF) capacity. Then the specific RAM address area is located in addresses CO - FF in TMP4799C, while it located in addresses 40 - 7F in TMP4720P. Further, it is necessary to pay attention to the addresses of the data memory in case of accessing the data in the specific RAM address area.

Fig. 2.1 shows the RAM address space of TMP4740P, TMP4720P and TMP4799C.





Fig. 2.1 RAM Capacity and Address



PRELIMINARY



TECHNICAL DATA

3. Input/Output circuit format

Fig. 3.1 shows the input/output circuit format of TMP4799C which is equivalent to "IOCODE AA" of TMP4740P and TMP4720P.

Cir- cuit	Input (K ₀)	Output (P ₁ ,P ₂)	I/O (R4,R5,R6)	I/O (R ₇)	1/0 (R ₈ ,R ₉)
I/O equiv- alent Circuit	R=1kΩ (TYP.)		$R=1k\Omega (TYP.)$	− ≻ −− ↓ <i>R</i> =1kΩ (TYP.)	$R = 1k\Omega (TYP.)$
Remark	 High thresh- old input. No resistor is contained. 	 Sink open- drain output. High output current. Output latch is initialized to the high level. 	 Sink open- drain output. Output latch is initializ- ed to the high level. 	 Sink open- drain output. Output latch is initialized to the high level. 	 Schmitt cir- cuit input. Sink open- drain output. Output latch is initialized to the high level.

Note : TMP4799C does not contain the pull-up resister with <u>RESET</u> pin and does not contain the pull-down resister with TEST pin. It is necessary to provide <u>RESET</u> pin with the pull-up resister (≈ 200kΩ TYP.) and to provide TEST pin with the pull-down resister (≈ 70kΩ TYP.), respectively.

Fig. 3.1 Input/Output circuit format of TMP4799C

TMP4799C cannot be used as an evaluator chip for TMP4740P or TMP4720P which employs "IOCODE AH" or "IOCODE AI", because the output latches of R4, R5, R6 are initialized to the high level in the former and to the low level in the latter.



PRELIMINARY

TECHNICAL DATA

It is necessary to provide the pull-up or pull-down resisters with KO port and to provide the pull-up resisters with R4, R5, R6 ports when TMP4799C is used as an evaluator chip for TMP4740P or TMP4720P which employs "IOCODE AE" or "IOCODE AF", respectively. Fig. 3.2 shows the examples of the external circuitries.



(1) The external circuitry for TMP4799C (equivalent to "IOCODE AE")



(equivalent to "IOCODE AF")

Fig. 3.2 Example of external circuitry for TMP4799C

368



ТМР4799С

PREI MAINARY



TECHNICAL DATA

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS ($v_{SS}=0v$)

SYMBOL	ITEM	RATING	UNITS	
V _{DD}		0.57		
V _{HH} Supply Voltage		-0.5 % /	v	
VIN	Input Voltage	-0.5 ~ 7	v	
V _{OUT1}	Output Voltage(Except Open Drain Port)	-0.5 ~ 7	N7	
V _{OUT2}	Output Voltage (Open Drain Port) -0.5 \cdot 10		l v	
IOUT	Output Current (P1, P2)	30	mA	
P _D	Power Dissipation (T _{opr} =70°C)	1	W	
T _{sol}	Soldering Temperature • Time	260 (10 sec)		
Tstg	Storage Temperature	- 55 ∿ 125	°C	
Topr	Operating Temperature	-30 ~ 70		

RECOMMENDED OPERATING CONDITIONS ($v_{SS}=0v$)

SYMBOL	ITEM	CONDITION	MIN.	MAX.	UNITS
Topr	Operating Temperature		-30	70	°C
V _{DD}	Sum la Valtage		4.5	5.5	v
v _{HH}	Suppry Vortage				
$v_{\rm HH1}$	Supply Voltage (Memory Stand-by)		3.5	5.5	
v_{IH1}	High Level Input Voltage $(R_4 \sim R_7)$		2.2	V _{DD}	
V _{IH2}	High Level Input Voltage (Except $R_4 \sim R_7$)		3	v _{DD}	v
V _{IL1}	Low Level Input Voltage (Except K ₀)		0	0.8	v
V _{IL2}	Low Level Input Voltage (K ₀)		0	1.2	
f _C	Clock Frequency		0.4	4.2	MHz
tWCH	High Level Clock Pulse Width (Note 1)	V _{IN} =V _{IH}	80	-	nc
tWCL	Low Level Clock Pulse Width (Note 1)	VIN=VIL	80	-	115

(Note 1) For external clock operation.



TECHNICAL DATA

TMP4799C



and the second se				Contraction of the local division of the loc		
SYMBOL	PARAMETER	CONDITION	MIN.	TYP. (*)	MAX.	UNIT
V _{HS}	Hysteresis Voltage (schmitt Circuit Input)		-	0.5	-	V
IIN1	Input Current (K ₀ , RESET, TEST)	V _{DD} =V _{HH} =5.5V,V _{1N} =5.5V	-	-	20	
I _{IN2}	Input Current (R Port)	V _{DD} =5.5V, V _{IN} =5.5V	-	-	20	μΑ
IIL	Current (**)	V _{DD} =5.5V, V _{IN} =0.4V	-		-2	mA
ILO	Output Leakage Current (P, R Port)	V _{DD} =5.5V, V _{OUT} =5.5V	-	-	20	μA
V _{OH}	High Level Output Voltage (***)	V _{DD} =4.5V, I _{OH} =-400µA	2.4	-	-	
VOL	Low Level Output Voltage (Except X _{OUT})	V _{DD} =4.5V, I _{OL} =1.6mA	-	_	0.4	
I _{OL}	Low Level Output Current (P1, P2)	V _{DD} =5V, V _{OL} =1V	-	20	-	mA
I _{DD} +I _{HH}	Supply Current	V _{DD} =V _{HH} =5.5V	-	70	150	mA
I _{HH1}	Supply Current (Memory stand-by)	V _{DD} =V _{SS} , V _{HH} =3.5V	-	5	10	

D.C. CHARACTERISTICS (V_{SS}=0V, V_{DD}=V_{HH}=5V\pm10\%, T $_{opr}$ =-30 \sim 70°C)

(*) TYP. values are at $T_{\rm OPT}{=}25\,^{\circ}{\rm C},~V_{DD}{=}V_{HH}{=}5v.$ (**) Application terminals : 07 $^{\circ}$ 00 _____

(***) Application terminals : $A_{11} \circ A_0$, \overline{OE}/V_{PP}

A.C. CHARACTERISTICS ($v_{SS}=0v$, $v_{DD}=v_{HH}=5v\pm10\%$, $T_{opr}=-30 \sim 70$ °C)

(1)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
t _{cy}	Instruction Cycle Time		1.9	-	20	μS
t _{SDH}	Shift Data Holding Time	(Note 1)	0.5tcy-300	-	-	nS

(Note 1) SCK, SO Terminal External Circuit



(2)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AD}	Address Delay Time	C _{L=100pF}	-	-	270	
t _{IS}	Data Set-up Time	11	150	-	-	nS
t _{IH}	Data Hold Time	11	50	-	-	



* RELININARY

- A.C. Timing Chart
 - (1) Serial Port (Completion of transmission)



(2)





EXTERNAL DIMENSION VIEW

Unit in mm

PREI IMINARY



Weight 13g (TYP.)



PREI MINARY

CONNECTION OF PROGRAM MEMORY

When TMP4799C operates as the evaluator chip for TMP4720P, TMM323D-1 (2,048 \times 8 bit) can be used as the program memory. The connecting method of a program memory is shown below.



Pin Names of TMM323D-1	Pin Names of TMM2732D	Connection
PD/PGM	CE	No change
CS	OE/V _{PP}	No change
V _{PP}	A _{ll}	A _{ll} is open. Vpp is connected to V _{DD} .

TMP4799C used with TMM2732D, in which the program is written in the range of addresses 000 - 7FF, operates the same as TMP4720P when the connecting method shown below is adopted.



TECHNICAL DATA





All of TMP4799C is open.

 $A_{\rm l\,l}$ of TMM2732D is connected to $V_{\rm SS}.$