

CMOS 4-BIT MICROCONTROLLER

TMP47C451BN


The 47C451B is a high performance 4-bit single chip microcomputer based on the TLCS-47 CMOS series with a DTMF generator and a large-capacity RAM for repertory dialing applications, and which is highly suitable for utilization in telephones. The 47C451B is also capable of operation with low voltages such as those supplied by telephone line.

PART No.	ROM	RAM	PACKAGE	PIGGYBACK (ADAPTER SOCKET)	OTP
TMP47C451BN	4096 × 8-bit	768 × 4-bit	SDIP30-P-400-1.78	TMP47C952AE (BM1104)	TMP47P451VN


FEATURES

- ◆ 4-bit single chip microcomputer
- ◆ Instruction execution time : 16.7 μ s (at 480kHz)
- ◆ Low voltage operation : 2.2V min.
- ◆ 90 basic instructions
- ◆ Table look-up instructions
- ◆ Subroutine nesting : 15 levels max.
- ◆ 5 interrupt sources (External : 2, Internal : 3)
All sources have independent latches each, and multiple interrupt control is available.
- ◆ I/O port (23 pins)
 - Input 2ports 5pins
 - Output 1port 2pins
 - I/O 4ports 16pins
- ◆ Interval Timer
- ◆ Two 12-bit Timer/Counters
Timer, event counter, and pulse width measurement mode
- ◆ DTMF (Dual Tone Multi Frequency) Output
 - DTMF output with one instruction
 - Single tone output function
- ◆ RAM for repertory dial : 768 × 4 bit max.
- ◆ BEEP output function
- ◆ Hold function
 - Battery/Capacitor back-up
 - Hold function controlled by port K0.
- ◆ Real Time Emulator : BM47215B + BM1104

SDIP30-P-400-1.78

TMP47C451BN
TMP47P451VN

SDIC42




TMP47C952AE


980901EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.
- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

PIN ASSIGNMENT (TOP VIEW)



BLOCK DIAGRAM



PIN FUNCTION

PIN NAME	Input/Output	FUNCTIONS	
K03 (HOLD3) to K00 (HOLD0)	Input (Input)	4-bit input port	Hold request/release signal input. (Active “H”)
R33 to R30	I/O	4-bit I/O port with latch. When used as input port, the latch must be set to “1” .	
R63 to R60			
R73 to R70			
R83 (T1)	I/O (Input)	4-bit I/O port with latch. When used as input port, external interrupt input pin, or timer/counter external input pin, the latch must be set to “1” .	Timer/Counter 1 external input
R82 (INT1)			External interrupt 1 input
R81 (T2)			Timer/Counter 2 external input
R80 (INT2)			External interrupt 2 input
P141	Output	2-bit output port with latch.	
P140 (BEEP)	Output (Output)		
TONE	Output	Tone output.	
XIN	Input	Resonator connecting pin.	
XOUT	Output		
RESET	Input	Reset signal input.	
HOLD (KE0)	Input	Hold request/release signal input.	Sense input
TEST	Input	Test pin for out-going test. Be opened or fixed to low level.	
VDD	Power Supply	+ 2.2V to 6.0V	
VSS		0V (GND)	

OPERATIONAL DESCRIPTION

Concerning the 47C451B the configuration and functions of hardwares are described. As the description has been provided with priority on those parts differing from the 47C452B, the technical data sheets for the 47C452B shall also be referred to.

Further, the 47C451B can use to the piggyback with 47C452A by to use the ADAPTER SOCKET (BM1104) . Refer to the piggyback section of the technical data sheets for the 47C452B/952B.

1. SYSTEM CONFIGURATION

(1) CPU Core Function

The functions are the same as those of the 47C452B.

(2) Peripheral Hardware Functions

① I/O Port

② Interval Timer

③ Timer/Counter

④ DTMF Generator

⑤ BEEP Output Circuit

The following are explanations of functions ① which have been added to the 47C451B or which are different from those of the 47C452B, and DTMF Generator, BEEP Output Circuit.

The 47C451A does not have the Serial Interface.

2. CPU CORE FUNCTIONS

2.1 DATA MEMORY

The 47C451B has a total of 768×4bits of data memory. This memory is same as the data memory built into the 47C452B, so refer to the technical data sheets for the 47C452B for an explanation of the operation.

2.2 Hold Operating Mode

The 47C451B has a $\overline{\text{HOLD}}$ pin and K0 port as hold control pins. Therefore, in the case of K0 port for Key inputs, the hold mode can be released by key inputs. Figure 4-1 shows the hold control circuit of the 47C451B. Hold operating mode of the 47C451B is same as the 47C452B, excepting those aforementioned. For details, refer to the technical data sheets for the 47C452B.




Figure 2-5. Hold control circuit

3. PERIPHERAL HARDWARE FUNCTION

3.1 I/O Ports

The 47C451B has 7 I/O ports (23 pins) each as follows:

- ① K0 ; 4-bit input (shared with hold request/release signal input)
- ② R3 ; 4-bit input/output
- ③ R6, R7 ; 4-bit input/output
- ④ R8 ; 4-bit input/output (shared with external interrupt input and timer/counter input)
- ⑤ P14 ; 2-bit output (P140 is shared with BEEP output)
- ⑥ KE ; 1-bit sense input (shared with hold request/release signal input)

The 47C451B does not have the port P1, P2 and R4, R5, R9.

Table 3-1 lists the port address assignments and the I/O instructions that can access the ports.

(1) Port K0 (K03 to K00)

The 4-bit input port with pull-up resistors, shared by hold request/release signal input.

port K0 (Port address IP00)

3	2	1	0
K03 (HOLD3)	K02 (HOLD2)	K01 (HOLD1)	K00 (HOLD0)




Figure 3-1. Port K0

(2) Port R3 (R33 to R30)

The 4-bit I/O port with latch. When used as an input port, the latch must be set to "1". The latch is initialized to "1" during reset.

port R3 (Port address OP03/IP03)

3	2	1	0
R33	R32	R31	R30




Figure 3-2. Port R3

(3) Port P14 (P141 to P140)

The 2-bit output port with latch. The latch is initialized to "1" during reset. The pin P140 is shared with the BEEP output. When used as the BEEP output, the latch must be set to "1".

port P14 (Port address OP14)

3	2	1	0
		P141	P140 (BEEP)




Figure 3-3. Port P14

Port address (**)	Port		Input/Output instruction						
	Input (IP**)	Output (OP**)	IN %p, A IN %p, @HL	OUT A, %p OUT @HL, %p	OUT #k, %p	OUTB @HL	SET %p, b CLR %p, b	TEST %p, b TESTP %p, b	SET @L CLR @L TEST @L
00H	K0 input port	—	○ ○ ○ ○ ○	—	—	—	—	○ ○ ○ ○ ○	—
01	ROW register	ROW register	○ ○ ○ ○ ○	—	—	○ Note 2	—	○ ○ ○ ○ ○	—
02	COLUMN register	COLUMN register	○ ○ ○ ○ ○	—	—	○	—	○ ○ ○ ○ ○	—
03	R3 input port	R3 output port	—	—	—	—	—	—	—
04	—	—	—	—	—	—	—	—	—
05	—	—	—	—	—	—	—	—	—
06	R6 input port	R6 output port	○ ○ ○ ○ ○	—	—	—	—	○ ○ ○ ○ ○	—
07	R7 input port	R7 output port	○ ○ ○ ○ ○	—	—	—	—	○ ○ ○ ○ ○	—
08	R8 input port	R8 output port	○ ○ ○ ○ ○	—	—	—	—	○ ○ ○ ○ ○	—
09	—	—	—	—	—	—	—	—	—
0A	RAM address register	RAM address register	○ ○ ○ ○ ○	—	—	—	—	○ ○ ○ ○ ○	—
0B	RAM address register	RAM address register	○ ○ ○ ○ ○	—	—	—	—	○ ○ ○ ○ ○	—
0C	RAM data buffer register	RAM data buffer register	○ ○ ○ ○ ○	—	—	—	—	○ ○ ○ ○ ○	—
0D	RAM command register	RAM command register	○ ○ ○ ○ ○	—	—	—	—	○ ○ ○ ○ ○	—
0E	SIO, hold status	—	○ ○ ○ ○ ○	—	—	—	—	○ ○ ○ ○ ○	—
0F	—	—	—	—	—	—	—	—	—
10H	Undefined	Hold operation mode control	—	○	—	—	—	—	—
11	Undefined	—	—	○	—	—	—	—	—
12	Undefined	RAM address register	—	○	—	—	—	—	—
13	Undefined	BEEP output control	—	○	—	—	—	—	—
14	Undefined	P14 output port	—	○	—	—	—	—	—
15	Undefined	—	—	—	—	—	—	—	—
16	Undefined	—	—	—	—	—	—	—	—
17	Undefined	—	—	—	—	—	—	—	—
18	Undefined	Interval timer interrupt control	—	○	—	—	—	—	—
19	Undefined	—	—	—	—	—	—	—	—
1A	Undefined	—	—	—	—	—	—	—	—
1B	Undefined	—	—	—	—	—	—	—	—
1C	Undefined	Timer/counter 1 control	—	○	—	—	—	—	—
1D	Undefined	Timer/counter 2 control	—	○	—	—	—	—	—
1E	Undefined	—	—	—	—	—	—	—	—
1F	Undefined	—	—	—	—	—	—	—	—

Note 1. "—" means the reserved state. Unavailable for the user programs.

Note 2. The 5-bit to 8-bit data conversion instruction [OUTB @HL], automatic access to ROW register and COLUMN register.

Table 3-1. Port Address Assignments and Available I/O Instructions

3.2 DTMF Generator

The 47C451B has built-in DTMF generator which generates dialing signals for tone dialing type telephones. There are two groups of tone dial signals, one group of 4 sine wave low frequencies and another group of 4 sine wave high frequencies. All of these frequencies can be selected individually and combined with a frequency from the other group for a total of 16 different DTMF composite waves.
(DTMF ; Dual Tone Multi Frequency)

3.2.1 Configuration of DTMF Generator

Figure 3-4 shows configuration of the DTMF generator The 47C451B generates two stepped, quasi sine waves for tone dial signals which can be combined and output. The high or low group of frequencies is selected by setting frequency selection codes into the ROW and COLUMN registers.





Figure 3-4. Configuration of DTMF Generator

3.2.2 Control of DTMF Generator

Tone output is controlled by ROW register(OP01/IP01) and COLUMN register(OP02/IP02). And single tone is controlled by TONE command register(OP0D/IP0D).

TONE command register (Port address OP0D/IP0D)



Note 1. * ; don't care
Note 2. When read STE bit, "1" is always read.

Figure 3-5. TONE Command Register

3.2 DTMF Generator

The 47C451B has built-in DTMF generator which generates dialing signals for tone dialing type telephones. There are two groups of tone dial signals, one group of 4 sine wave low frequencies and another group of 4 sine wave high frequencies. All of these frequencies can be selected individually and combined with a frequency from the other group for a total of 16 different DTMF composite waves.
(DTMF ; Dual Tone Multi Frequency)

3.2.1 Configuration of DTMF Generator

Figure 3-4 shows configuration of the DTMF generator The 47C451B generates two stepped, quasi sine waves for tone dial signals which can be combined and output. The high or low group of frequencies is selected by setting frequency selection codes into the ROW and COLUMN registers.





Figure 3-4. Configuration of DTMF Generator

3.2.2 Control of DTMF Generator

Tone output is controlled by ROW register(OP01/IP01) and COLUMN register(OP02/IP02). And single tone is controlled by TONE command register(OP0D/IP0D).

TONE command register (Port address OP0D/IP0D)



Note 1. * ; don't care
Note 2. When read STE bit, "1" is always read.

Figure 3-5. TONE Command Register




Figure 3-6. ROW, COLUMN Register

Tones are outputted by loading the frequency selection codes shown in Figure 3-6 into the ROW and COLUMN registers. In the enable mode of single tone output, either ROW or COLUMN register is disabled, another register remains to be enabled, and so single tone can be outputted, by loading an ineffective code into the register. When both the registers are enabled, dual tone can be outputted. In the disable mode of single tone output, effective codes are loaded into both ROW and COLUMN registers and then dual tone can be outputted. At this time, an ineffective code is loaded into ROW or COLUMN register and then the 47C451B has no tone output signal.

The [OUTB @HL] instruction can set 8-bit data into both registers (the upper 4 bits of the ROM data go to the COLUMN register and the lower 4 bits go to the ROW register) at the same time, and DTMF signal is outputted without single tone output.

Example 1: To output 1481.5Hz single tone

```

OUT      #8, %OP0D      ; Sets the enable mode of single tone output
OUT      #0, %OP01      ; Sets an ineffective code into ROW register
OUT      #4, %OP02      ; Sets data "4" into COLUMN register

```

Example 2: 8 bits of data corresponding to the 5 bits of data linking the content of carry flag and the contents of data memory RAM address 90_H are read from the ROM, frequency selection codes are loaded into ROW and COLUMN registers, and dual tone is outputted.

```

LD        HL, #90H      ; HL←90H(Sets the address of the data memory)
OUTB      @HL           ; Sets the ROM data into the ROW and COLUMN register

```

Table 3-2 shows the corresponding frequency selection codes of the ROW and COLUMN registers for the telephone dial keys. Table 3-3 shows the deviation between the 47C451B tone output frequency and standard frequency.

		COLUMN register (OP02 / IP02)			
		Frequency selection code	0001 (1209)	0010 (1336)	0100 (1477)
ROW register (OP01 / IP01)	0001 (697)	1	2	3	
	0010 (770)	4	5	6	
	0100 (852)	7	8	9	
	1000 (941)	*	0	#	
		Standard telephone dial key			

Contents of () are standard frequencies, unit: Hz

Table 3-2. Corresponding frequency selection codes of the ROW and COLUMN registers for the telephone dial keys

ROW Tone							
Frequency selection code				Tone output frequency [Hz]	Standard frequency [Hz]	Deviation [%]	
3	2	1	0				
0	0	0	1	697.7	697	+ 0.10	
0	0	1	0	769.2	770	- 0.10	
0	1	0	0	857.1	852	+ 0.60	
1	0	0	0	937.5	941	- 0.37	

COLUMN Tone							
Frequency selection code				Tone output frequency [Hz]	Standard frequency [Hz]	Deviation [%]	
3	2	1	0				
0	0	0	1	1212.1	1209	+ 0.26	
0	0	1	0	1333.3	1336	- 0.20	
0	1	0	0	1481.5	1477	+ 0.30	
1	0	0	0	1621.6	1633	- 0.70	

Table 3-3. Tone output frequencies and Deviation from standard

3.2.3 Test mode for tone output

The 47C451B includes a test mode for checking tone output waveforms. Tones can be outputted by the circuit shown in figure 3-7. ROW data are inputted from the R6 port and COLUMN data are inputted from the R3 port, and any desired single or dual tones can be outputted by setting the frequency selection codes shown in Figure 3-6. Figure 3-8 shows a single tone waveform and Figure 3-9 shows a dual tone waveform.




Figure 3-7. Tone test circuit

Figure 3-8. Single tone waveform




Figure 3-9. Dual tone waveform

3.3 BEEP Output Circuit

BEEP output circuit generates square wave in the audible frequency range. This circuit can drive the key input confirmation tone generator circuit for telephone applications.
BEEP output is from the P140 (BEEP) pin. This pin is for both P140 output and BEEP output. Set the P140 output latch to "1" for BEEP output.

3.3.1 Configuration of BEEP Output Circuit

Figure 3-10 shows configuration of the BEEP output circuit The clock pulse of BEEP output circuit is supplied by an interval timer. BEEP output is controlled by frequency selection and output enable/disable setting.




Figure 3-10. BEEP Output Circuit Configuration and Timing Chart

3.3.2 Control of BEEP Output

BEEP output is controlled with the BEEP output control command register (OP13) .

BEEP Output Control command register (Port address OP13)




Figure 3-11. BEEP Output Control command register

Port Condition by RESET Operation

The transition of Port condition by RESET operation is shown as below.




Figure 3-10. Port condition by Reset operation

Note 1: $t(\text{RESET}) > 24/f_c$






Note 2: VIL2 : Stands for low level input voltage of $\overline{\text{RESET}}$ pin.

VIH2 : Stands for high level input voltage of $\overline{\text{RESET}}$ pin.

Note 3: The term from power on reset to the time program is executed (above ①) and also the term starting from reset operation during power supply is stable to the program is executed (above ②), the port is on the initial condition. The initial condition of Port differs from I/O circuit by each port, refer to the section of "INPUT/OUTPUT CIRCUITRY". Thus, when using Port as an output pin, in the term of the above ① and ②, the voltage level on the signal that connects with the output pin of Port to the input pin of external application circuit should be determined by the external circuitry such as pull-up resistor and / or pull-down resistor.










INPUT/OUTPUT CIRCUITRY

(1) Control pins
The input/output circuitries of the 47C457/857 control pins are shown below.

CONTROL PIN	I/O	CIRCUITRY	REMARKS
XIN XOUT	Input Output		Resonator connecting pins R = 1kΩ (typ.) Rf = 1.5MΩ (typ.) Ro = 2kΩ (typ.)
XTIN XTOUT	Input Output		Resonator connecting pins (R = 1kΩ typ.) (Rfs = 6MΩ typ.) (Ro = 220kΩ typ.)
RESET	Input		Hysteresis input Pull-up resistor RIN = 220kΩ (typ.) R = 1kΩ (typ.)
HOLD (KE0)	Input (Input)		Hysteresis input (Sense input) R = 1kΩ (typ.)
TEST	Input		Pull-down resistor RIN = 70kΩ (typ.) R = 1kΩ (typ.)

(2) I/O Ports

The input/output circuitries of the 47C457/857 I/O ports are shown in the following chart, any of which can be chosen by a code (WB, WE, or WH) as a mask option.

Port	I/O	INPUT/OUTPUT CIRCUITRY and CODE		REMARKS
K0	Input			Pull-up resistor $R_{IN} = 70k\Omega$ (typ.) $R = 1k\Omega$ (typ.)
R3 R4 R5 R6	I/O	WB Initial "Hi-Z" 	WE, WH Initial "High" 	Sink open drain or push-pull output $R = 1k\Omega$ (typ.)
R7	I/O	Initial "Hi-Z" 		Sink open drain output $R = 1k\Omega$ (typ.)
R8	I/O	Initial "Hi-Z" 		Sink open drain Hysteresis input $R = 1k\Omega$ (typ.)
R9	I/O	WB, WE Initial "Hi-Z" 	WH Initial "High" 	Sink open drain or push-pull output Hysteresis input $R = 1k\Omega$ (typ.)
P14	Output	WB Initial "Hi-Z" 	WE, WH Initial "High" 	Sink open drain or push-pull output

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

(V_{SS} = 0V)

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V _{DD}		– 0.3 to 7	V
Input Voltage	V _{IN}		– 0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}	Except sink open drain pin	– 0.3 to V _{DD} + 0.3	V
	V _{OUT2}	Sink open drain pin except R7	– 0.3 to 10	
Output Current (per 1 pin)	I _{OUT}		3.2	mA
Power Dissipation [T _{opr} = 50°C]	PD		600	mW
Soldering Temperature (time)	T _{sld}		260 (10 s)	°C
Storage Temperature	T _{stg}		– 55 to 125	°C
Operating Temperature	T _{opr}		– 30 to 60	°C

RECOMMENDED OPERATING CONDITIONS

(V_{SS} = 0V, T_{opr} = – 30 to 60°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V _{DD}		Normal mode	2.7	6.0	V
			SLOW mode	2.7		
			HOLD mode	2.0		
Input High Voltage	V _{IH1}	Except hysteresis input	V _{DD} ≥ 4.5V	V _{DD} × 0.7	V _{DD}	V
	V _{IH2}	Hysteresis input		V _{DD} × 0.75		
	V _{IH3}		V _{DD} < 4.5V	V _{DD} × 0.9		
Input Low Voltage	V _{IL1}	Except hysteresis input	V _{DD} ≥ 4.5V	0	V _{DD} × 0.3	V
	V _{IL2}	Hysteresis input			V _{DD} × 0.25	
	V _{IL3}		V _{DD} < 4.5V		V _{DD} × 0.1	
Clock Frequency (High)	f _c	XIN, XOUT		3.84		MHz
Clock Frequency (Low)	f _s	XTIN, XTOUT		30.0	34.0	kHz

D.C. CHARACTERISTICS

(V_{SS} = 0V, V_{DD} = 2.7 to 6.0V, T_{opr} = -30 to 60°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V _{HS}	Hysteresis Input		—	0.7	—	V
Input Current	I _{IN1}	Port K0, TEST RESET, HOLD	V _{DD} = 5.5V, V _{IN} = 5.5V/0V	—	—	± 2	μA
	I _{IN2}	Ports R (open drain)					
Input Low Current	I _{IL}	Ports R (push-pull)	V _{DD} = 5.5V, V _{IN} = 0.4V	—	—	-2	mA
Input Resistance	R _{IN1}	Port K0		30	70	150	kΩ
	R _{IN2}	RESET		100	220	450	
Output Leakage Current	I _{LD}	Ports P, R (open drain)	V _{DD} = 5.5V, V _{OUT} = 5.5V	—	—	2	μA
Output High Voltage	V _{OH}	Ports R (push-pull)	V _{DD} = 4.5V, I _{OH} = -200μA	2.4	—	—	V
Output Low Voltage	V _{OL2}	Except XOUT	V _{DD} = 4.5V, I _{OL} = 1.6mA	—	—	0.4	V
Supply Current (in the Nomal mode)	I _{DD}		Tone generating V _{DD} = 5.5V, f _c = 3.84MHz	—	3	6	mA
	I _{DDT}		Tone generating V _{DD} = 5.5V, f _c = 3.84MHz	—	5	10	
Supply Current (in the SLOW mode)	I _{DDs}		V _{DD} = 3.0V, f _s = 32.768kHz	—	30	60	μA
Supply Current (in the HOLD mode)	I _{DDH}		V _{DD} = 5.5V	—	0.5	10	μA

Note 1. Typ. values show those at T_{opr} = 25°C, V_{DD} = 5V.

Note 2. Input Current I_{IN1} : The current through resistor is not included, when containing the pull-up/pull-down resistor.

Note 3. Supply Current : V_{IN} = 5.3V/0.2V

The K0 port is opened when containing the pull-up/pull-down resistor. The Voltage applied to the R port is within the valid range V_{IL} or V_{IH}.

TONE OUTPUT CHARACTERISTICS

(V_{SS} = 0V, V_{DD} = 2.7 to 6.0V, T_{opr} = -30 to 60°C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Tone Output Voltage (ROW)	V _{TONE}	RL ≥ 10kΩ, V _{DD} = 2.2V	135	200	260	mVrms
Pre-Emphasis High Band (COL / ROW)	PEHB	PEHB = 20log (COL / ROW)	1	2	3	dB
Output Distortion	DIS		—	—	10	%
Frequency Stability	Δf	Except error of osc. frequency	—	—	0.7	%


A.C. CHARACTERISTICS

(V_{SS} = 0V, V_{DD} = 2.7 to 6.0V, T_{opr} = - 30 to 60°C)


PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t _{cy}		2.1			μs
High level clock pulse width	t _{WCH}	External clock operation	80	—	—	ns
Low level clock pulse width	t _{WCL}					
Shift Data Hold Time	t _{SDH}		0.5t _{cy} - 300	—	—	ns

Note. Shift Data Hold Time :

External circuit for $\overline{SCK}$ pin and SO pin.



Serial port (completion of transmission)



RECOMMENDED OSCILLATING CONDITIONS

(V_{SS} = 0V, V_{DD} = 2.7 to 6.0V, T_{OPR} = -30 to 60°C)

3.84MHz


Ceramic Resonator

CAS3.84MG901 (MURATA)

CAS3.84MGW901 (MURATA)

C_{XIN} = C_{XOUT} = 30pF


C_{XIN} = C_{XOUT} built-in



32.768kHz

Crystal Oscillator

C_{XTIN}, C_{XTOUT} ; 10 to 33pF



Note : In order to get the accurate oscillation frequency, the adjustment of capacitors must be required.

TYPICAL CHARACTERISTICS

