



GENERAL DESCRIPTION


The TMP8022P is one version of the TLCS-84 family, which is an 8-bit single chip microcomputer containing A/D converter.

The CPU, data memory (RAM), program memory (ROM), I/O port, and timer, which are basic functions as a computer, and further, A/D converter, comparator input port, zero-cross detection circuit, etc. are all integrated on single chip.

FEATURES

- Compatible with Intel's 8022
- $2K \times 8$ ROM, 64×8 RAM, 28 I/O Lines
- 8 Bit Interval Timer/Event Counter
- On-chip 8 Bit A/D Converter; Two Input Channels
- 8 Comparator Inputs (PORT0)
- Zero Cross Detection Capability
- High Current Drive Capability ($V_{OL} < 2.5V$ @ $I_{OL} = 7mA$)
- 8 Level Subroutine Nesting
- Two Interrupts - External and Timer
- Instructions - 8048 Subset
- 8.38 sec Cycles; All Instructions 1 or 2 Cycles
- Single 5V Supply (4.5V to 6.5V)

PIN CONNECTIONS (TOP VIEW)



PIN NAMES AND DESCRIPTION

Pin Name	Pin No.	Input/Output	Function
XTAL1 XTAL2	22 23	Input	A terminal for connecting the oscillator or an input terminal for the external clock.
RESET	24	Input	High active signal and initializes the chip. When a low level voltage is applied to this pin, a program starts from address 0.

Pin Name	Pin No.	Input/ Output	Function
T0	8	Input	External interrupt input. Since this pin is of a level interrupt type, it is required to be held at low level until an interrupt is accepted. Further, this pin serves as a test flag input for the conditional jump instructions (JTI and JNTI).
T1	19	Input	This pin is an external clock input for the timer counter at the time of the event counter mode, and has a built-in zero-cross detection circuit. Further, it serves as a test flag input for the conditional jump instructions (JTI and JNTI).
ALE	18	Output	Address Latch Enable pin. This pin is a clock output that regards 1 machine cycle (clock cycle x 30) as a cycle. (It is also used for the address latch in the test mode 2.)
PROG	37	Output	Output strobe for the I/O expander 8243.
P00 ~ P07 (PORT0)	10~17	I/O	8-bit open drain port. Since this pin has a built-in comparator which regards the voltage applied to VTH pin as a comparison voltage, it can change the input inverse level. It contains a mask option with a pull-up resistor.




INTEGRATED CIRCUIT

TECHNICAL DATA

Pin Name	Pin No.	Input/ Output	Function
P10 ~ P27 (PORT1)	25~32	I/O	8-bit quasi-bidirectional port.
P20 ~ P27 (PORT2)	33~36 38, 39 1, 2	I/O	8-bit-bidirectional port. The lower order 4-bit pins P20 to P23 serve as lines connecting the 4-bit I/O expander 8243.
VTH	9	Input	PORT0 threshold reference pin.
ANO, AN1	6, 5	Input	Analog input to A/D converter. This pin switches the channels by use of soft according to SEL AN0 and SEL AN1 instructions. (2 channels)
VAREF	4	Input	The reference voltage of A/D Converter Establishes the upper limit of A/D conversion range.
AVCC	3	Power supply	+5V (For A/D converter section)
AVSS	7	"	+5V (For A/D converter section)
VCC	40	"	+5V
VSS	20	"	+0V
SUBST	21	Output	Substrate potential output pin. This pin is used for the purpose of connecting a bypass capacitor across the VSS pin for improving the accuracy of the A/D converter by stabilizing the substrate potential.

BLOCK DIAGRAM

8022 Block Diagram





DESCRIPTION OF INSTRUCTIONS

- o The table of instructions for the TMP8022P is described by use of the following symbols and abbreviations.

A	:	Accumulator
AC	:	Auxiliary carry
addr	:	Lower order 8-bit address
C	:	Carry
CRR	:	A/D conversion result register
data	:	8-bit data
Pp	:	Port p=0, 1, 2 or P=4 ~ 7
PC	:	Program counter
Rr	:	Register r=0, 1 or r=0 ~ 7
SP	:	Stack pointer
T	:	Timer
TF	:	Timer flag
T0	:	Test 0
T1	:	Test 1
(x)	:	Contents of x
((x))	:	Contents of address indicated by x
^	:	AND
∨	:	Logical OR
⊕	:	Exclusive OR



TMP8022 Instruction List (I)

Classi- fication	Mnemonics	Functional description	Effectuated		Bytes	Cycles	Operation Code (Hexadecimal)
			Flag				
			C	AC			
Accumulator Instruction	ADD A, Rr	$(A) \leftarrow (A) + (Rr)$ r=0-7	○	○	1	1	68-6F
	ADD A, @Rr	$(A) \leftarrow (A) + ((Rr))$ r=0,1	○	○	1	1	60, 61
	ADD A, #data	$(A) \leftarrow (A) + \text{data}$	○	○	2	2	03
	ADDC A, Rr	$(A) \leftarrow (A) + (Rr) + (C)$ r=0-7	○	○	1	1	78-7F
	ADDC A, @Rr	$(A) \leftarrow (A) + ((Rr)) + (C)$ r=0, 1	○	○	1	1	70-71
	ADDC A, #data	$(A) \leftarrow (A) + \text{data} + (C)$	○	○	2	2	13
	ANL A, Rr	$(A) \leftarrow (A) \wedge (Rr)$ r=0-7	-	-	1	1	58-5F
	ANL A, @Rr	$(A) \leftarrow (A) \wedge ((Rr))$ r=0, 1	-	-	1	1	50-51
	ANL A, #data	$(A) \leftarrow (A) \wedge \text{data}$	-	-	2	2	53
	ORL A, Rr	$(A) \leftarrow (A) \vee (Rr)$ r=0-7	-	-	1	1	48-4F
	ORL A, @Rr	$(A) \leftarrow (A) \vee ((Rr))$ r=0, 1	-	-	1	1	40-41
	ORL A, #data	$(A) \leftarrow (A) \vee \text{data}$	-	-	2	2	43
	XRL A, Rr	$(A) \leftarrow (A) \oplus (Rr)$ r=0-7	-	-	1	1	D8-DF
	XRL A, @Rr	$(A) \leftarrow (A) \oplus ((Rr))$ r=0, 1	-	-	1	1	D0-D1
	XRL A, #data	$(A) \leftarrow (A) \oplus \text{data}$	-	-	2	2	D3
	INC A	$(A) \leftarrow (A) + 1$	-	-	1	1	17
	DEC A	$(A) \leftarrow (A) - 1$	-	-	1	1	07
	CLR A	$(A) \leftarrow 0$	-	-	1	1	27
	CPL A	$(A) \leftarrow \text{NOT}(A)$	-	-	1	1	37
	DA A	Decimal adjust A	○	-	1	1	57

Classification	Mnemonics	Functional Description	Effected Flag		Bytes	Cycles	Operation Code (Hexadecimal)
			C	AC			
Accumulator Instruction	SWAP A	$(A_{4-7}) \leftrightarrow (A_{0-3})$	-	-	1	1	47
	RL A	$(A_{n+1}) \leftarrow (A_n), (A_0) \leftarrow (A_7)$ $n=0-6$	-	-	1	1	E7
	RLC A	$(A_{n+1}) \leftarrow (A_n), (C) \leftarrow (A_7)$ $n=0-6, (A_0) \leftarrow (C)$	○	-	1	1	F7
	RR A	$(A_n) \leftarrow (A_{n+1}), (A_7) \leftarrow (A_0)$	-	-	1	1	77
	RRC A	$(A_n) \leftarrow (A_{n+1}), (C) \leftarrow (A_0)$ $n=0-6, (A_7) \leftarrow (C)$	○	-	1	1	67
I/O Instruction	IN A, Pp	$(A) \leftarrow (Pp) \quad p=0,1,2$	-	-	1	2	08, 09, 0A
	OUTL Pp, A	$(Pp) \leftarrow (A) \quad p=0,1,2$	-	-	1	2	90, 39, 3A
	MOVD A, Pp	$(A_{0-3}) \leftarrow (Pp) \quad p=4-7$ $(A_{4-7}) \leftarrow 0$	-	-	1	2	0C-0F
	MOVD Pp, A	$(Pp) \leftarrow (A_{0-3}) \quad p=4-7$	-	-	1	2	3C-3F
	ANLD Pp, A	$(Pp) \leftarrow (Pp) \wedge (A_{0-3}) \quad p=4-7$	-	-	1	2	9C-9F
	ORLD Pp, A	$(Pp) \leftarrow (Pp) \vee (A_{0-3}) \quad p=4-7$	-	-	1	2	8C-8F
Register Instruction	INC Rr	$(Rr) \leftarrow (Rr)+1 \quad r=0-7$	-	-	1	1	18-1F
	INC @Rr	$((Rr)) \leftarrow ((Rr))+1 \quad r=0,1$	-	-	1	1	10-11
Branch Instruction	JMP addr	$(PC_{0-7}) \leftarrow$ Upper 3-bit of Operation code	-	-	2	2	04, 24, 44, 64, 84, A4, C4, E4
	JMPP @A	$(PC_{0-7}) \leftarrow ((A))$	-	-	1	2	B3
	DJNZ Rr, addr	$(Rr) \leftarrow (Rr)-1, \text{If } (r) \neq 0$ $(PC_{0-7}) \leftarrow \text{addr}$	-	-	2	2	E8-EF
	JC addr	$\text{IF } (C)=1, (PC_{0-7}) \leftarrow \text{addr}$	-	-	2	2	F6

Classi- fication	Mnemonics	Functional Description	Effectuated		Bytes Cycles		Operation Code (Hexadecimal)
			Flag C	AC			
Branch Instruction	JNC addr	If (C)=0, (PC ₀₋₇)←addr	-	-	2	2	E6
	JZ addr	If (A)=0, (PC ₀₋₇)←addr	-	-	2	2	C6
	JNZ addr	If (A)≠0, (PC ₀₋₇)←addr	-	-	2	2	96
	JT0 addr	If T0=1, (PC ₀₋₇) ← addr	-	-	2	2	36
	JNT0 addr	If T0=0, (PC ₀₋₇) ← addr	-	-	2	2	26
	JT1 addr	If T1=1, (PC ₀₋₇) ← addr	-	-	2	2	56
	JNT1 addr	If T1=0, (PC ₀₋₇) ← addr	-	-	2	2	46
	JTF addr	If TF=1, (PC ₀₋₇) ← addr	-	-	2	2	16
Subroutine Instruction	CALL addr	((SP)←(PC), (SP)←(SP)+1 (PC ₀₋₇)←addr (PC ₈₋₁₀)←Upper 3-bit of operation code	-	-	1	2	14, 34, 54, 74 94, B4, D4, F4
	RET	(SP) ← (SP)-1 (PC) ← ((SP))	-	-	1	2	83
Flags Instruc- tion	CLR C	(C)←0	○	-	1	1	97
	CPL C	(C)←NOT(C)	○	-	1	1	A7
Data Moves Instruction	MOV A, Rr	(A) ← (Rr) r=0-7	-	-	1	1	F8-FF
	MOV A, @Rr	(A) ← ((Rr)) r=0,1	-	-	1	1	F0-F1
	MOV A, #data	(A) ← data	-	-	2	2	23
	MOV Rr, A	(Rr) ← (A) r=0-7	-	-	1	1	A8-AF
	MOV @Rr, A	((Rr)) ← (A) r=0,1	-	-	1	1	A0-A1
	MOV Rr, #data	(Rr) ← data r=0-7	-	-	2	2	B8-8F
	MOV @Rr, #data	((Rr)) ← data r=0,1	-	-	2	2	B0-B1



Classi- fication	Mnemonics	Functional Description	Effectd		Bytes	Cycles	Operation Code (Hexadecimal)
			Flag	AC			
			C	AC			
Data Moves Instruction	XCH A,Rr	(A) \leftrightarrow (Rr) r=0-7	-	-	1	1	28-2F
	XCH A,@Rr	(A) \leftrightarrow ((Rr)) r=0,1	-	-	1	1	20-21
	XCHD a,@Rr	(A0-3) \leftrightarrow ((Rr)) r=0,1	-	-	1	1	30-31
	MOVP A,@A	(PC0-7) + (A) [Note] (A) + ((PC))	-	-	1	2	A3
Timer/Counter Instruction	MOV A,T	(A) \leftarrow (T)	-	-	1	1	42
	MOV T,A	(T) \leftarrow (A)	-	-	1	1	62
	STRT T	Start timer	-	-	1	1	55
	STRT CNT	Start counter	-	-	1	1	45
	STOP TCNT	Stop timer/counter	-	-	1	1	65
A/D Converter Instruction	RAD	(A) \leftarrow (CRR)	-	-	1	2	80
	SEL AN0	ANO Selection, Conversion restart	-	-	1	1	85
	SNL AN1	AN1 " "	-	-	1	1	95
Interrupts Instruction	EI 1	Enable external interrupt	-	-	1	1	05
	DIS 1	Disable external interrupt	-	-	1	1	15
	EN TCNT1	Enable timer/counter interrupt	-	-	1	1	25
	DIS TCNT1	Disable timer/counter interrupt	-	-	1	1	35
	RETI	(SP) \leftarrow (SP) - 1 (PC) \leftarrow ((SP))	-	-	1	2	93
	NOP	No Operation	-	-	1	1	00

Note) MOVP A, @A loads the contents of address indicated by accumulator A in the page, into accumulatorA. After the execution, the contents of PC indicate the next address.

TMP8022P Instruction List (I)

1 RO-3 IPO4-7	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP			ADD A, #	JMP	ENI		DEC A	IN A, P0	IN A, P1	IN A, P2		MOVD A, P4	MOVD A, P5	MOVD A, P6	MOVD A, P7
1	INC @RO	INC @R1		ADDC A, #	CALL	DISI	JTF	INC A	INC R0	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
2	XCH A, @RO	XCH A, @R1		MOV A, #	JMP	EN TCNPI	JNTO	CLR A	XCH A, RO	XCH A, R1	XCH A, R2	XCH A, R3	XCH A, R4	XCH A, R5	XCH A, R6	XCH A, R7
3	XCHD A, @RO	XCHD A, @R1			CALL	DIS TCNPI	JTO	CPL A		OUTL P1, A	OUTL P2, A		MOVD P4, A	MOVD P5, A	MOVD P6, A	MOVD P7, A
4	ORL A, @RO	ORL A, @R1	MOV A, T	ORL A, #	JMP	STRP CNT	JNT1	SWAP A	ORL A, RO	ORL A, R1	ORL A, R2	ORL A, R3	ORL A, R4	ORL A, R5	ORL A, R6	ORL A, R7
5	ANL A, @RO	ANL A, @R1		ANL A, #	CALL	STRP T	JT1	DA A	ANL A, RO	ANL A, R1	ANL A, R2	ANL A, R3	ANL A, R4	ANL A, R5	ANL A, R6	ANL A, R7
6	ADD A, @RO	ADD A, @R1	MOV P, A		JMP	STOP TCNPI		RRC A	ADD A, RO	ADD A, R1	ADD A, R2	ADD A, R3	ADD A, R4	ADD A, R5	ADD A, R6	ADD A, R7
7	ADDC A, @RO	ADDC A, @R1			CALL			RR A, RO	ADDC A, R1	ADDC A, R2	ADDC A, R3	ADDC A, R4	ADDC A, R5	ADDC A, R6	ADDC A, R7	
8	RAD			RET	JMP	SBL ANO							ORLD P4, A	ORLD P5, A	ORLD P6, A	ORLD P7, A
9	OUTL P0, A			RETI	CALL	SBL AN1	JNZ	CLR C					ANLD P4, A	ANLD P5, A	ANLD P6, A	ANLD P7, A
A	MOV @RO, A	MOV @R1, A		MOV A, @A	JMP			CPL C	MOV RO, A	MOV R1, A	MOV R2, A	MOV R3, A	MOV R4, A	MOV R5, A	MOV R6, A	MOV R7, A
B	MOV @RO, #	MOV @R1, #		JMP @A	CALL				MOV RO, #	MOV R1, #	MOV R2, #	MOV R3, #	MOV R4, #	MOV R5, #	MOV R6, #	MOV R7, #
C					JMP		JZ									
D	XRL A, @RO	XRL A, @R1		XRL A, #	CALL				XRL A, RO	XRL A, R1	XRL A, R2	XRL A, R3	XRL A, R4	XRL A, R5	XRL A, R6	XRL A, R7
K					JMP		JNC	RL A	DJNZ RO, #	DJNZ R1, #	DJNZ R2, #	DJNZ R3, #	DJNZ R4, #	DJNZ R5, #	DJNZ R6, #	DJNZ R7, #
F	MOV A, @RO	MOV A, @R1			CALL		JC	RLC A	MOV A, RO	MOV A, R1	MOV A, R2	MOV A, R3	MOV A, R4	MOV A, R5	MOV A, R6	MOV A, R7



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
VCC	Supply Voltage	-0.5 ~ +7	V
VINA	Input Voltage (Except PRESET, PROG, T1)	-0.5 ~ +7	V
VINB	Input Voltage (Only PRESET, PROG, T1)	-0.5 ~ +13	V
Pd	Power Dissipation	1.0	W
T _{opr}	Operating Temperature	0 ~ 70	°C
T _{stg}	Storage Temperature	-55 ~ 150	°C

DC CHARACTERISTICS T_{opr} = °C ~ 70°C, VCC = 5.5V ± 1V, VSS = 0V

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
VIL	Input Low Voltage	VTH Open	-0.5		0.8	V
VIL	Input Low Voltage (PORT0)		-0.5		VTH -0.1	V
VIH	Input High Voltage (All Except XTAL, RESET)	VCC=5.0V±10% VTH Open	2.0		VCC	V
VIH1	Input High Voltage (All Except XTAL, RESET)	VCC=5.5V±1V VTH Open	3.0		VCC	V
VIH2	Input High Voltage (PORT0)		VTH +0.1		VCC	V
VIH3	Input High Voltage (PRESET, XTAL1)		3.0		VCC	V
VTH	PORT0 Threshold Comparison Voltage		0		0.4 VCC	V
VOL	Output Low Voltage	IOL = 1.6mA			0.45	V
VOL1	Output Low Voltage (P10, P11)	IOL = 7 mA			2.5	V
VOH	Output High Voltage (All unless Open Drain Option-Port 0)	IOH = -50µA	2.4			V
IL1	Input Current (T1)	VSS=0.45V≤VIN≤VCC			±200	µA
ILO	Output Leak Current (Open Drain Option-Port 0)	VSS=0.45V≤VIN≤VCC			±10	µA
ICC	VCC Supply Current		50		100	mA



INTEGRATED CIRCUIT

TECHNICAL DATA

AC CHARACTERISTICS 1 $T_a = 0^\circ\text{C} \sim 70^\circ\text{C}$ $V_{CC} = 5.5\text{V} \pm 1\text{V}$, $V_{SS} = 0\text{V}$

SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
tCY	Cycle Time	At 3MHz XTAL 10 μ s	8.38	50.0	μ s
VZX	Zero-cross Detection Input (T1)		1	3	VACpp
AZX	Zero-cross Accuracy	60Hz Sinewave		± 135	mV
FZX	Zero-cross Detection Input Frequency		0.05	1	KHz

AC CHARACTERISTICS 2 $T_a = 0^\circ \sim 70^\circ\text{C}$ $V_{CC} = 5.5\text{V} \pm 1\text{V}$, $V_{SS} = 0\text{V}$

SYMBOL	PARAMETER	CONDITION	MIN.	MAX.	UNIT	
tCP	Expander Operation	Port Control Setup Before Falling Edge of Prog	0.5		μ s	
tPC		Port Control Hold After Falling Edge of Prog	0.8		μ s	
tPR		Prog to Time P2 Input must be Valid		1.0	μ s	
tDP		Output Data Setup Time		7.0	μ s	
tPD		Output Data Hold Time		8.3	μ s	
tPF		Input Data Hold Time		0	150	μ s
tPP		PROG Pulse Width		8.3		μ s
tPRL	Normal Operation	ALE to Time P2 Input must be Valid		3.6	μ s	
tPL		Output Data Setup Time		0.8	μ s	
tLP		Output Data Hold Time		1.6	μ s	
tPFL		Input Data Hold Time		0	μ s	
tLL		ALE Pulse Width	Max. at tCY=8.38 μ s	3.9	23.0	μ s

Test Condition $t_{CY} = 8.38 \mu\text{s}$ $C_L = 80 \text{ pF}$



INTEGRATED CIRCUIT



TECHNICAL DATA

A/D CONVERTER CHARACTERISTICS $T_a=0^{\circ}\text{C}$ 70°C , $V_{CC}=5.5\text{V}\pm 1\text{V}$, $V_{SS}=0\text{V}$, $AV_{CC}=5.5\pm 1\text{V}$,
 $AV_{SS}=0\text{V}$, $AV_{CC}/2 \leq V_{AREF} \leq AV_{CC}$

PARAMETER	MIN.	TYP.	MAX.	UNIT	REMARK
Resolution	8			Bits	
Absolute Accuracy			.8% FST \pm 1/2LSB	LSB	Note 1)
Sample Setup Before Falling Edge of ALE (t_{SS})		0.20		μCY	
Sample Hold After Falling Edge of ALE (t_{SH})		0.10		μCY	
Input Capacitance		1		pF	
Conversion Time	4		4	μCY	


Note 1) It is required that the analog input terminal is kept at a constant voltage during the sampling time ($t_{SS} + t_{SH}$).



INTEGRATED CIRCUIT

TECHNICAL DATA

TIMING DIAGRAM





PROGRAM DELIVERY OF TMP8022P

The program delivery of the TMP8022P is performed by using a paper tape of the following format. At the same time, it is required that mask options should be clearly designated. The format of the paper tape is the same as the Intel's type object tape (hexadecimal tape output by Intel MDS system, PROMPT 48 Development Tool, etc.)

(1) Mask Option

It is required that the presence of pull-up resistors is designated as to the 8 bits of PORT0, and the T1 terminal.

It is required that a mask option designation form attached to the ES Order Instruction Sheet is used for designation of mask option.

It is required that the mask option designation form is submitted together with the ES Order Instruction Manual within two weeks before the submission date of tape.

Example of mask option designation

0 : Without pull-up register 1 : With pull-up register


Terminal name Option designation	PORT0								T1
	7	6	5	4	3	2	1	0	
Presence of pull-up resistor	1	0	0	0	1	1	0	0	1

In this case, the presence of pull-up resistors is as follows:

Pins with pull-up resistors P07, P03, P02 and T1

Pins without pull-up resistors ... P06, P05, P04, P01 and P00




(2) Tape Format



(3) Example of Tape List

```
TOSHIBA MICRO COMPUTER TLSC-84
:100000000665C7D79CF50F3F951FED55A8FF16E570
:1000100088884dde67D31F5D8ABA6DF292F113F5C1
:100020004FF1FB5DFDAA96A99CF7DF94A346B7C09
:10003000197352F729F12F79AA9C057C5B851EED77
:
:1003C0005DFDB5E556A67277F61A51C631CF9F0E80
:1003D000BD2F6F20E8BB1977E3FB5AD1E41FDAA7E2
:1003E000B53D42E0EC32546025B7308CDD52063D1D
:1003F000B4BE9E9E345B6138060B20BC372BF60BD6
:00000001FF
```

UNIT : mm



- Note:
1. This dimension shows the center of curvature of leads.
 2. This dimension shows spread of leads.
 3. The pitch of leads is 2.54 and the tolerance is ± 0.25 from the theoretical center of each lead obtained No.40 lead as the reference.