

N-CHANNEL SILICON GATE MOS

8-BIT SINGLE CHIP MICROPROCESSOR

#### GENERAL DESCRIPTION

The TMP8085AP, from here on referred to as the TMP8085A, is a new generation, complete 8 bit parallel central processing unit (CPU). Its instruction set is 100% software compatible with the TMP9080A (8080A) microprocessor, and it is designed to improve the present 9080's performance by higher system speed. Its high level of system integration allows a minimum system of there IC's : TMP8085A (CPU), TMP8155P/TMP8156P (RAM/IO) and TMP8755AC (EPROM/IO)/ TMP8355P (ROM/IO). The TMP8085A uses a multiplexed data bus. The address is plit between the 8 bit address bus and the 8 bit data bus. The on-chip address latches of TMP8155P/TMP8156P/TMP8755AC/TMP8355P memory products allow a direct interface with TMP8085P.


#### FEATURES

- 100% Software Compatible with TMP9080A
- 1.3 s Instruction Cycle
- Single +5V Power Supply
- On-Chip Clock Generator (with External Crystal or RC Network)
- On-Chip System Controller; Advanced Cycle status information available for Large System Control
- 4 Vectored Interrupts (One is Non-Maskable) Plus an TMP9080A compatible interrupt .
  - Decimal, Binary and Double Precision Arithmetic
- Serial In/Serial Out Port
- Direct Addressing Capability to 64K Bytes of Memory
- Compatible with Intel's 8085A

PIN CONNECTION

BLOCK DIAGRAM

(TOP VIEW)





# PIN NAME AND PIN DESCRIPTION

TECHNICAL DATA

X1. X2 (Input)

Crystal, LC, or RC network are connected to  $X_1$  and  $X_2$  to drive the internal clock generator.  $X_1$  and  $X_2$  can also be driven from an externally derived frequency source. The input frequency is devided by 2 to give the processor's internal operating frequency.

CLK (Output)

Clock Output for use as a system clock. The period of CLK is twice the  $X_1$ ,  $X_2$  input period.

RESET IN (Input)

The RESET Input initialize the processor by clearing the program counter, instruction register, SOD latch, Interrupt Enable flip-flop and HLDA flip-flop. The address and data buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. RESET IN is a Schmitttriggered input, allowing connection to an RC network for power on RESET delay. The TMP8085A is held in the reset condition as long as RESET IN is applied.

RESET OUT (OUTPUT)

The RESET OUT signal indicates that the TMP8085A is being reset. It can be used as a system reset. It is synchronized to the processor clock and lasts an integral number of clock periods.

SOD (Output)

Serial output data line. The output SOD is set or reset as specified by the SIM instruction.

SID (Input)

Serial input data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.

INTR (Input)

INTERRUPT REQUEST signal provides a mechanism for external devices to modify the instruction flow of the program in progress. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is recognized, the processor will complete the execution of the current instruction, and then the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by RESET and immediately after an interrupt is accepted.



TMP8085AP

### INTA (Output)

INTERRUPT ACKNOWLEDGE: Occurs in response to an Interrupt input and indicates that the processor will be ready for an interrupt instruction on the data bus. It is used instead of (and has the same timing as)  $\overline{\text{RD}}$  during the instruction cycle after an INTR is accepted.

RST 5.5 RST 6.5 RST 7.5 (Inputs)

RESTART INTERRUPTS: These three inputs have the same timing as INTR exept they cause an internal RESTART to be automatically inserted. These interrupts have a higher priority than INTR. The priority of these interrupts is ordered as shown Table 1. They may be individually masked out using the SIM instruction.

TRAP (Input)

Trap interrupt is a nonmaskable RESTART interrupt. It is sampled at the same timing as INTR or RST 5.5 - 7.5. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt.

ADO - AD7 (Input/Output, 3-state)

Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle ( $T_1$  state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.

A8 - A15(Output, 3-state)

The most significant 8 bits of the memory address or the 8 bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.

SO, S1, and  $IO/\overline{M}$  (Output) Machine cycle status:

10/M	$s_1$	s <sub>0</sub>	Status
0	1	1	Opcode fetch
0	1	0	Memory read
0	0	1	Memory write
1	1	0	I/O read
1	0	1	I/O write
1	1	1	Interrupt Acknowledge
TS	0	0	Halt
TS	Х	х	Hold
TS	х	х	Reset

Note: TS = 3-state (high impedance)

X = unspecified



ALE (Output)

Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE can be used to strobe the status information. ALE is never 3-stated.

WR (Output, 3-state)

WRITE control: A low level on  $\overline{WR}$  indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of  $\overline{WR}$ . It is 3-stated during Hold and Halt modes and during RESET.

RD (Output, 3-state)

READ control: A low level on RD indicates the selected memory or I/O device to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.

READY(Input)

When READY is absent (low), indicating the external operation is not complete, the processor will enter the Wait state. It will wait an integral number of clock cycles for READY to go high before completing the read or write cycle.

HOLD (Input)

The Hold input allows an external signal to cause the processor to relinquish control over the address bus and the data bus. When Hold goes active, the processor completes its current operation, activates the HLDA output, and puts the Address, Data, RD, WR, and IO/M lines into their high-impedance state. Internal processing can continue. The Holding device can then utilize the address and data buses without interference. The processor can regain the bus only after the Hold is removed.

HLDA (Output)

The Hold Acknowledge output signal is a response to a Hold input. It indicates that the processor has received the HOLD request and it will relinquish the bus in the next cycle. HLDA goes low after the Hold request is moved. The processor takes the bus one half clock cycle after HDLA goes low.

VCC +5 volt supply

VSS Ground Reference

TMP8085AP



### FUNCTIONAL DESCRIPTION

The TMP8085A is a complete 8-bit parallel central processor. Its basic clock speed is 3 MHz. Also it is designed to fit into a minimum system of three IC's: The CPU (TMP8085A), a RAM I/O (TMP8155P or TMP8156P), and a ROM or EPROM I/O chip (TMP8355P or TMP8755AC).

The TMP8085A is provided with internal 8-bit registers and 16-bit registers. The TMP8085A has eight addressable 8-bit registers. Six of them can be used either as 8-bit registers or as 16-bit register pairs. In addition to the register pairs, the TMP8085A contains two more 16-bit registers. The TMP8085A register set is as follows:

- The accumulator (A Register) is the focus of all of the accumulator instructions, which include arithmetic, logic, load and store, and I/O instructions.
- The program counter (PC) always points to the memory location of the next instruction to be executed.
- · General purpose registers BC, DE, and HL may be used as 8-bit registers or as three 16-bit registers, interchangeably, depending on the instruction being performed.
- The stack pointer (sp) is a special data pointer that always points to the stack top (next available stack address).
- The flag register contains five one-bit flags, each of which records processor status information and may also control processor operation.

The five flags in the TMP8085A CPU are shown below:

(	MSB	)

D7	D6	D5	D4	D3	D2	D1	DO
S	z		AC		Р		С

- The carry flag (C) is set and reset by arithmetic operations. An addition operation that resutls in an overflow out of the high-order bit of the accumulator sets the carry flag. The carry flag also acts as a "borrow" flag for subtract instruction.
- The auxiliary carry flag (AC) indicates overflow out of bit 3 of the accumulator in the same way that C flag indicates overflow out of bit 7. This flag is commonly used in BCD arithmetic.
- The sign flag (S) is set to the condition of the most significant (MSB) bit of the accumulator following the execution of arithmetic or logic instructions.
- The zero flag (Z) is set if the result generated by certain instructions is zero. The zero flag is cleared if the result is not zero.
- The parity flag (P) is set to 1 if the parity (number of 1-bits) of the accumulator is even. If odd, it is cleared.



TECHNICAL DATA

INTEGRATEDCIRCU

In the TMP8085A microprocessor are contained the functions of clock generation, system bus control, and interrupt priority selection, in addition to execution of the instruction set. The TMP8085A uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (T<sub>1</sub> clock cycle) of a machine cycle the lower order address is sent out on the Address/Data Bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

### INTERRUPT AND SERIAL I/O

The TMP8085A has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to 9080A INT. Each of three RESTART inputs 5.5, 6.5, 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three RESTART interrupts cause the internal execution of RESTART if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes internal execution independent of the state of the interrupt enable or masks.

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are high levelsensitive like INTR and are recognized with the same timing as INTR.RST 7.5 is rising edge-sensitive.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the interrupt request. The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the TMP8085A. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending : TRAP-highest priority. RST 7.5, RST 6.5, RST 5.5, INTR - lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt a RST 7.5 routine if the interrupts were reenabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic errors such as power failure or bus error. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches.

東芝

TECHNICAL DATA

TABLE 1. INTERRUPT PRIORITY, RESTART ADDRESS, AND SENSI
---

Name	Priority	Address Branched to When Interrupt Occurs	Type Trigger
TRAP	1	24 (Hex.)	Rising edge and high level until sampled.
RST 7.5	2	3C (Hex.)	Rising edge (latched).
RST 6.5	3	34 (Hex)	High level until sampled.
RST 5.5	4	2C (Hex.)	High level until sampled.
INTR	5	See Note (2)	High level until sampled.

Notes: (1) The processor pushes the PC on the stack before branching to the indicated address.

(2) The address branched to depends on the instruction provided to the TMP8085A when the interrupt is acknowledged.

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instruction provide current interrupt enable status. Performing a RIM instruction following INTR, or RST 5.5-7.5 will provide current interrupt enable status, revealing that interrupts are disabled.

The serial  $\rm I/O$  system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD date.

### BASIC TIMING

The execution of each instruction by the TMP8085A consists of a sequence of from one to five machine cycles, and cach machine cycle consists of a minimum of from three to six clock cycles. Most machine cycles consist of three T states, (cycles of the CLK output) with the exception of opecode fetch, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of READY or HOLD inputs). Any T state must be one of ten possible states, shown in Table 3. At the beginning of every machine cycle, the TMP8085A sends out three status signals ( $IO/\overline{M}$ , S1, S0) that define what type of machine cycle is about to take place. The TMP8085A also sends out a 16-bit address at the beginning of every machine cycle to identify the particular memory location or I/0 port that the machine cycle applies to.

The special timing signal, ADDRESS LATCH ENABLE (ALE), is used a strobe to sample the lower 8-bits of address on the ADO - AD7 lines. ALE is present during T1 of every machine cycle. Control lines RD (INTA) and WR become active later, at the time when the transfer of data is to take plece. Figure 3 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction).



TMP8085AP

Toshiba

MACHINE CYCLE	10/M	sı	S0	RD	WR	INTA
OPCODE FETCH	0	1	1	0	1	1
MEMORY READ	0	1	0	0	1	1
MEMORY WRITE	0	0	1	1	0	1
I/O READ	1	1	0	0	1	1
I/O WRITE	1	0	1	1	0	1
ACKNOWLEDGE OF INTR	1	1	1	1	1	0
BUS IDLE : DAD	0	1	0	1	1	1
ACK. OF RST, TRAP	1	1	1	1	1	1
HALT	TS	0	0	TS	TS	1

### TABLE 2. TMP8085A MACHINE CYCLE CHART

NOTE: 0 = Logic "0", 1 = Logic "1", TS = High Impedance

MACHINE STATE	s <sub>1</sub> ,s <sub>0</sub>	10/ <u>M</u>	A8-A15	AD0-AD7	RD,WR	INTA	ALE
T1	Х	Х	Х	Х	1	1	1°
T <sub>2</sub>	х	х	х	х	х	х	0
TWAIT	х	х	х	х	х	х	0
Т3	х	х	х	х	х	х	0
т4	1	0†	х	TS	1	1	0
T5	1	0†	х	TS	1	1	0
<sup>т</sup> 6	1	0†	х	TS	1	1	0
TRESET	х	TS	TS	TS	TS	1	0
THALT	0	TS	TS	TS	TS	1	0
T <sub>HOLD</sub>	х	TS	TS	TS	TS	1	0

	TABLE	3.	TMP8085A	MACHINE	STATE	CHART
--	-------	----	----------	---------	-------	-------

NOTES: (1) 0 = Logic "0", 1 = Logic "1", TS = High Impedance, X = Unspecified


(2) °ALE not generated during 2nd and 3rd machine cycles of DAD instruction


(3)  $\pm 10/\overline{M}$  = 1 during T4 - T6 of INA machine cycle

Joshiba

TECHNICAL DATA

TMP8085AP





631



TMP8085AP


### DRIVING THE X1 AND X2 INPUTS

You may drive the clock inputs of the TMP8085A with a crystal, an LC tuned circuit, an RC network or an external clock source. The driving frequency must be at least 1 MHz, and must be twice the desired internal clock frequency.

A. Quartz Crystal Clock Driver

If a crystal used, it must have the following characteristics.

- · Parallel resonance at twice the clock frequency desired
- Cg (shunt capacitance)  $\leq$  7 PF
- $\cdot$  R<sub>S</sub> (equivalent shunt resistance)  $\leq$  75 Ohms



Note a value of the external capacitors  $C_1$  and  $C_2$  between X1, X2 and ground. In case of the crystal frequency above 4 MHz, it is recommended that you choose a value of 10pF for  $C_1$  and  $C_2$  and less than 4 MHz, 20pF capacitors are recommended.




#### B. LC Turned Circuit Clock Driver

TECHNICAL DATA

A parallel-resonant LC circuit may be used as the frequency-determining network for the TMP8085A, providing that its frequency tolerance of approximately 10% is acceptable. The components are chosen from the formula.


$$f = \frac{1}{2\pi \sqrt{L} (C_{ext} + C_{int})}$$

The use of an LC circuit is not recommended for frequencies higher than approximately 5 MHz.




C. RC Circuit Clock Driver

An RC circuit may be used as the frequency - determining network for the TMP 8085A if maintaining a precise clock frequency is of no importance. Variations in the on-chip timing generation can cause a wide variation in frequency when using RC circuit. The driving frequency generated by the circuit shown is approximately 3 MHz. It is not recommended that frequencies greatly higher or lower than this be attempted.





D. External clock Driver Circuit



### POWER ON AND RESET IN

The TMP 8085A is not guaranteed to work until 10 ms after V<sub>CC</sub> reaches 4.75 V. It is suggested that RESET IN be kept low during this period. Note that the 10 ms period does not include the time it takes for the power supply to reach its 4.75 V level.

TMP8085AP

Toshiba

TECHNICAL DATA

## INSTRUCTION SET

Symbols and Abbreviations

SYMBOLS	DEFINITION
ddd,sss	The bit pattern designating one of the registers A,B,C,D,E,H,L (ddd=destination, sss=source):
	ddd or sss REGISTER NAME
	111       A         000       B         001       C         010       D         011       E         100       H         101       L         110       M (Memory)
r,r1,r2	One of the registers A,B,C,D,E,H,L
d8	8-bit data quantity
d16	16-bit data quantity
addr8	8-bit address of an I/O device
addr	16-bit address quantity
RP	The bit pattern designating one of the register pairs B,D,H,SP:
	RP rp REGISTER PAIR RP rp (rpH)(rpL)
	00 в В-С
	01, D D-E 10 H H-L
	11 SP SP
<sup>B</sup> 2	The second byte of the instruction
<sup>B</sup> 3	The third byte of the instruction
0	Affected
S	Set
R	Reset
-	Not affected



TECHNICAL DATA

TMP8085AP

## <u>Data Transfer</u>

· · · · · ·	<u> </u>	Ins	str	uct	ion	Co	de					F	lag
Mnemonic	D7	D <sub>6</sub>						Do	Operation	Bytes	States	CZS	P AC
MOV r1, r2	0	1	d	d	d	S	s	s	(r1) ← (r2)	1	4		
MOV M, r	0	1	1	1	0	s	S	S	$[(H)(L)] \leftarrow (r)$	1	7		
MOV r, M	0	1	d	d	d	1	1	0	$(r) \leftarrow [(H)(L)]$	1	7		
MVI r, d8	0	0	d	d B	d 2	1	1	0	$(r) \leftarrow (B_2)$	2	7		
MVI M, d8	0	0	1	1 B	0	1	1	0	$[(H)(L)] \leftarrow (B_2)$	2	10		
LDA addr	0	0	1	1	1	0	1	0	$(A) \leftarrow [(B_3)(B_2)]$	3	13		
				B B									
LDAX B	0	0	0	0	1	0	1	0	$(A) \leftarrow [(B)(C)]$	1	7		
LDAX D	0	0	0	1	1	0	1	0	$(A) \leftarrow [(D)(E)]$	1	7		
LHLD addr	0	0	1	0 B B	2	0	1	0	$(L) \leftarrow [(B_3)(B_2)]$ (H) $\leftarrow [(B_3)(B_2)+1]$	3	16		
LXI H, d16	0	0	1	0 B B	0 2	0	0	1	$(H) \leftarrow (B_3)$ $(L) \leftarrow (B_2)$	3	10		
LXI D, d16	0	0	0	1 B B	2	0	0	1	$(D) \leftarrow (B_3)$ $(E) \leftarrow (B_2)$	3	10		
LXI B, d16	0	0	0	0 B B	2	0	0	1	$(B) \leftarrow (B_3)$ $(C) \leftarrow (B_2)$	3	10		
LXI SP, d16	0	0	1	1 B B	2	0	0	1	$(SP)_{H} \leftarrow (B_{3})$ $(SP)_{L} \leftarrow (B_{2})$	3	10		
SHLD addr	0	0	1	0 B B		0	1	0	$[(B_3)(B_2)] \leftarrow (L)$ $[(B_3)(B_2)+1] \leftarrow (H)$	3	16		
STA addr	0	0	1	В	0 2 3	0	1	0	$[(B_3)(B_2)] \leftarrow (A)$	3	13		



## TECH

# TECHNICAL DATA

TMP8085AP

Mnemonic	D 7				ion D₃			D <sub>0</sub>	Operation	Bytes	States	С	Z	F: S	lag P	g AC
STAX B	0	0	0	0	0	0	1	0	$[(B)(C)] \leftarrow (A)$	1	7	-	_	-	_	-
STAX D	0	0	0	1	0	0	1	0	$[(D)(E)] \leftarrow (A)$	1	7	-		-	-	-
SPHL	1	1	1	1	1	0	0	1	$(SP) \leftarrow (H)(L)$	1	6	-	-	-	_	-
ХСНС	1	1	1	0	1	0	1	1	(H) ← (D)	1	4	-	-	-	-	-
									(L) ← (E)							
XTHL	1	1	1	0	0	0	1	1	$(L) \leftarrow [(SP)]$	1	16	-	-	-	-	-
									(H) ← [(SP)+1]							
IN addr8	1	1	0	1	1	0	1	1	(A) $\leftarrow$ (data)	2	10	-	-	-	-	-
				B	2											
OUT addr8	1	1	0	1	0	0	1	1	(data) ← (A)	2	10	-	-	-	-	-
				B	2											

### Branch

Mnemonic		In	str	uct	ion	Co	de		Operation	Puter	States		]	F1 a	ag	
MIEMONIC	D7	$D_6$	D <sub>5</sub>	D4	D <sub>3</sub>	$D_2$	$D_1$	D <sub>0</sub>	Operation	bytes	States	С	Ζ	S	Ρ	AC
JMP addr	1	1	0	0	0	0	1	1	$(PC) \leftarrow (B_3)(B_2)$	3	10	-	-	-	-	-
				В	2											
				В	2											
JNZ addr	1	1	0	0	0	0	1	0	If $Z = 0$	3	7/10	-	-	-	-	-
				В	2				(PC) ← (B <sub>3</sub> )(B <sub>2</sub> ),							
				В	3				If Z = 1							
									(PC) ← (PC) + 3				7			
JZ addr	1	1	0	0	1	0	1	0	If Z = 1	3	7/10	-	-	-	-	-
				В	2				$(PC) \leftarrow (B_3)(B_2),$							
				В	3				If Z = 0							
									(PC) ← (PC) + 3							
JNC addr	1	1	0	1	0	0	1	0	If $C = 0$	3	7/10	-	-	-	-	-
				В	2				(PC) ← (B <sub>3</sub> )(B <sub>2</sub> ),							
				В	3				If C = 1							
									(PC) ← (PC) + 3							
JC addr	1	1	0	1	1	0	1	0	If C = 1	3	7/10	-	-	-	-	-
				В	2				$(PC) \leftarrow (B_3)(B_2),$							
				В	3				If $C = 0$							
									(PC) ← (PC) + 3							



Joshiba INTEGRATEDCIRCUIT

## TECHNICAL DATA

TMP8085AP

Mnemonic					ion				Operation	Bytes	States			.ag	
memonic	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D1	Do	operación	bytes	Deaces	CΖ	S	Р	AC
JPO addr	1	1	1	0	0	0	1	0	If $P = 0$	3	7/10			-	-
				В	2				$(PC) \leftarrow (B_3)(B_2),$						
				В	3				If P = 1						
									$(PC) \leftarrow (PC) + 3$						
JPE addr	1	1	1	0	1	0	1	0	If P = 1	3	7/10		-	-	-
				В	2				$(PC) \leftarrow (B_3)(B_2),$						
				В	3				If $P = 0$						
									$(PC) \leftarrow (PC) + 3$						
JP addr	1	1	1	1	0	0	1	0	If $S = 0$	3	7/10		-	-	-
				В	2				$(PC) \leftarrow (B_3)(B_2),$						
				В	3				If S = 1						
									$(PC) \leftarrow (PC) + 3$						
JM addr	1	1	1	1	1	0	1	0	If S = 1	3	7/10		-	-	-
				В	2				$(PC) \leftarrow (B_3)(B_2),$						
				В	3				If $S = 0$						
									(PC) ← (PC) +3						
CALL addr	1	1	0	0	1	1	0	1	[(SP)-1] ← (PCH)	3	18		-	-	-
				В	2				[(SP)-2] ← (PCL)						
				в	3				(SP) ← (SP) - 2						
									$(PC) \leftarrow (B_3)(B_2)$						
CNZ addr	1	1	0	0 B B	2	1	0	0	If Z = 0, the actions specified in the CALL instruction are performed.	3	9/18		-	-	-
									If Z = 1						
									$(PC) \leftarrow (PC) + 3$						
CZ addr	1	1	0	0 B B	2	1	0	0	If Z = 1, the actions specified in the CALL instruction are performed.	3	9/18		-	-	•
									If $Z = 0$ ,						
			•						(PC) + (PC) + 3						



# TECHNICAL DATA

Mnemonic		In	str	uct	ion	Co	de		Operation	Destar	States		Fla	g
menonic	D7	$D_6$	D <sub>5</sub>	D4	D3	$D_2$	$D_1$	D <sub>0</sub>	operation	Bytes	States	CΖ		
CNC addr	1	1	0	1 B; B	2	1	0	0	If C = 0, the actions specified in the CALL instruction are performed. If C = 1	3	9/18			
									(PC) ← (PC) + 3					
CC addr	1	1	0	1 B	2	1	0	0	If C = 1, the actions specified in the CALL instruction are performed. If C = 0	3	9/18			_
									$(PC) \leftarrow (PC) + 3$					
CPO addr	1	1	1	В	0	1	0	0	If P = 0, the actions specified in the CALL instruction are performed.	3	9/18			-
									If $P = 1$					
CPE addr	1	1	1	0 B		1	0	0	$(PC) \leftarrow (PC) + 3$ If P = 1, the actions specified in the CALL instruction are performed.	3	9/18			-
									If $P = 0$					
									(PC) ← (PC) + 3					
CP addr	1	1	1		0 B <sub>2</sub> B <sub>3</sub>	1	0	0	If S = 0, the actions specified in the CALL instruction are performed.	3	9/18			_
									If S = 1					
									$(PC) \leftarrow (PC) + 3$					



TECHNICAL DATA

TMP8085AP

	<u> </u>	Ins	str	uct	ion	Co	de		<u> </u>				]	Fla	ag	
Mnemonic	D7	.D <sub>6</sub>	$D_5$	D4	D3	$D_2$	$D_1$	Do	Operation	Bytes	States	CΖ				
CM addr	1	1	1	1 B B	2	1	0	0	If S = 1, the actions specified in the CALL instruction are performed.	3	9/18				-	-
									If $S = 0$							
									(PC) ← (PC) + 3							
RET	1	1	0	0	1	0	0	1	$(PCL) \leftarrow [(SP)]$ $(PCH) \leftarrow [(SP)+1]$	1	10		• •		-	-
									$(SP) \leftarrow (SP) + 2$							
RNZ	1	1	0	0	0	0	0	0	If Z = 0, the actions specified in the RET instruction are performed.	1	6/12				-	-
									If $Z = 1$							
RZ	1	1	0	0	1	0	0	0	<pre>(PC) ← (PC) + 1 If Z = 1, the actions specified in the RET instruction are performed.</pre>	1 .	6/12					-
									If $Z = 0$ (PC) $\leftarrow$ (PC) + 1							
RNC	1	1	0	1	0	0	0	0	If C = 0, the actions specified in the RET instruction are performed. If C = 1	1	6/12					-
									$(PC) \leftarrow (PC) + 1$							



# TECHNICAL DATA

TMP8085AP

Mnemonic		In	str	uct	ion	Co	de		Operation	Butes	States			F1;		
memonic	D7	D <sub>6</sub>	D <sub>5</sub>	D4	D 3	$D_2$	$D_1$	D <sub>0</sub>	operación	Byces	Deacad	CΖ	2 9	5 1	P	AC
RC	1	1	0	1	1	0	0	0	If C = 1, the actions specified in the RET instruction are performed.	1	6/12				_	-
									If $C = 0$							
									$(PC) \leftarrow (PC) + 1$							
RPO	1	1	1	0	0	0	0	0	If P = 0, the actions specified in the RET instruction are performed.	1	6/12				_	-
									If P = 1							
									(PC) ← (PC) + 1							
RPE	1	1	1	0	1	0	0	0	If P = 1, the actions specified in the RET instruction are performed.	1	6/12		-		-	
									If $P = 0$							
									(PC) ← (PC) + 1							
RP	1	1	1	1	0	0	0	0	If S = 0, the actions specified in the RET instruction are performed.	1	6/12		_	-	-	_
									If $S = 1$							
									(PC) ← (PC) + 1							
RM	1	1	1	1	1	0	0	0	If S = 1, the actions specified in the RET instruction are performed.	1	6/12		-	-		-
									If $S = 0$							
									(PC) ← (PC) + 1							



TECHNICAL DATA

TMP8085AP

Magazania		In	str	uct	ion	Со	de		Organitian	Putor	States			F.	lag	g
Mnemonic	D7	D6	D5	D4	Dз	$D_2$	$D_1$	$D_0$	Operation	bytes	States	С	Z	S	Ρ	AC
PCHL	1	1	1	0	1	0	0	1	(PCH) ← (H) (PCL) ← (L)	1	6	-	-	-	-	-
RST	1	1	A	A	A	1	1	1	$[(SP)-1] \leftarrow (PCH)$ $[(SP)-2] \leftarrow (PCL)$ $(SP) \leftarrow (SP) - 2$ $(PC) \leftarrow (00000000$ 00AAA000)	1	12	-	-	-	-	-

Arithmetic

Mnemonic			Ins	str	uct	ion	Со	de	Operation	Bytes	Chakaa			F	lag	z
мпешоптс	D7	$D_6$	$D_5$	D4	$D_3$	$D_2$	$D_1$	Do	operación	bytes	States	С	Z	S	P	AC
ADD r	1	0	0	0	0	s	s	S	$(A) \leftarrow (A) + (r)$	1	4	0	0	0	0	0
ADC r	1	0	0	0	1	S	S	S	$(A) \leftarrow (A) + (r) + (C)$	1	4	0	0	0	0	0
ADD M	1	0	0	0	0	1	1	0	$(A) \leftarrow (A)+[(H)(L)]$	1	7	0	0	0	0	0
ADC M	1	0	0	0	1	1	1	0	$(A) \leftarrow (A) + [(H)(L)] + (C)$	1	7	0	0	0	0	0
ADI d8	1	1	0	0	0	1	1	0	$(A) \leftarrow (A) + (B_2)$	2	7	0	0	0	0	0
				В	2											
ACI d8	1	1	0	0	1	1	1	0	$(A) \leftarrow (A)+(B_2)+(C)$	2	7	0	0	0	0	0
				В	2											
DAD rp	0	0,	R	Р	1	0	0	1	$(H)(L) \leftarrow (H)(L) + (rH)(rL)$	1	10	0	-	-	-	-
SUB r	1	0	0	1	0	S	S.	S	(A) + (A) - (r)	1	4	0	0	0	0	0
SBB r	1	0	0	1	1	S	S	S	(A) + (A) - (r) - (C)	1	4	0	0	0	0	0
SUB M	1	0	0	1	0	1	1	0	$(A) \leftarrow (A) - [(H)(L)]$	1	7,	0	0	0	0	0
SBB M	1	0	0	1	1	1	1	0	(A) + (A) - [(H)(L)] - (C)	1	7	0	0	0	0	0
SUI d8	1	1	0	1	0	1	1	0	$(A) \leftarrow (A) - (B_2)$	2	7	0	0	0	0	0
				В	2											
SBI d8	1	1	0	1	1	1	1	0	$(A) \leftarrow (A) - (B_2) - (C)$	2	7	0	0	0	0	0
				В	2											



TECHNICAL DATA

TMP8085AP

Mnemonic				uct					Operation	Puton	States			F	lag	3
memorre	D7	D6	D <sub>5</sub>	D.4	D <sub>3</sub>	D <sub>2</sub>	Dı	D <sub>0</sub>		bytes	States	С	Ζ	S	Ρ	AC
DAA	0	0	1	0	0	1	1	1	The 8-bit number in the accumulator is adjusted to form two 4-bit BCD digits by the following process. Accumulator 7   4   3   0 X   Y C) AC 1. If $Y \ge 10$ or AC=1, (A) $\leftarrow$ (A) + 6 2. If $X \ge 10$ or C=1, (A) $4-7 + (A) + 7 + 6$	1	4	0	0	0	0	0



TMP8085AP

TECHNICAL DATA

## Logical Instruction

Mnemonic		In	str	uct	ion	Co	de		Operation	Bytes	States			FI	ag	5
memonic	D7	D <sub>6</sub>	D <sub>5</sub>	D4	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		2,000		C	Ζ	S	Ρ	AC
ANA r	1	0	1	0	0	s	s	S	$(A) \leftarrow (A) \Lambda (r)$	1	4			0		
ANA M	1	0	1	0	0	1	1	0	$(A) \leftarrow (A) \land [(H)(L)]$	1	7	R	0	0	0	S
ANI d8	1	1	1	0	0	1	1	0	$(A) \leftarrow (A) \land (B_2)$	2	7	R	0	0	0	S
				В	2											
XRA r	1	0	1	0	1	S	S	S	$(A) \leftarrow (A) \forall (r)$	1	4	R	0	0	0	R
XRA M	1	0	1	0	1	1	1	0	$(A) \leftarrow (A) \neq [(H)(L)]$	1	7	R	0	0	0	R
XRI d8	1	1	1	0	1	1	1	0	$(A) \leftarrow (A) \forall (B_2)$	2	7	R	0	0	0	R
				В	2											
ORA r	1	0	1	1	0	S	S	S	$(A) \leftarrow (A) \vee (r)$	1	4	R	0	0	0	R
ORA M	1	0	1	1	0	1	1	0	$(A) \leftarrow (A) \vee [(H)(L)]$	1	7	R	0	0	0	R
ORI d8	1	1	1	1	0	1	1	0	$(A) \leftarrow (A) \vee (B_2)$	2	7	R	0	0	0	R
				В	2											
CMP r	1	0	1	1	1	S	S	S	(A) - (r)	1	4	0	0	0	0	0
СМР М	1	0	1	1	1	1	1	0	(A) - [(H)(L)]	1	7	0	0	0	0	0
CPI d8	1	1	1	1	1	1	1	0	$(A) - (B_2)$	2	7	0	0	0	0	0
				В	2											
CMA	0	0	1	0	1	1	1	1	$(A) \leftarrow (\overline{A})$	1	4	-	-	-	-	-
RLC	0	0	0	0	0	1	1	1	$(A_{n+1}) \leftarrow (A_n)$	1	4	0	-		_	-
		,							$(A_0) \leftarrow (A_7)$							
									(C) ← (A7)							
RRC	0	0	0	0	1	1	1	1	$(An) \leftarrow (An+1)$	1	4	0	_	-		-
									$(A_7) \leftarrow (A_0)$							
									(C) ← (A <sub>0</sub> )							
RAL	0	0	0	1	0	1	1	1	$(An+1) \leftarrow (An)$	1	4	0	_	_	-	-
									(C) ← (A <sub>7</sub> )							
									$(A_0) \leftarrow (C)$							
RAR	0	0	0	1	1	1	1	1	$(An) \leftarrow (An_{+1})$	1	4	0	) -	-	-	-
									(C) ← (A₀)							
									$(A_7) + (C)$							



TMP8085AP

Increment and Decrement

Mnemonic	Τ	In	str	uct	ion	Co	de		Operation	Bvtes	Ctates			F	laį	g
Milemonic	D7	D6	D5	D4	Dз	D2	Dı	Do	operation	bytes	States	С	Ζ	S	Ρ	AC
INR r	0	0	d	d	d	1	0	0	$(\mathbf{r}) \leftarrow (\mathbf{r}) + 1$	1	4	-	0	0	0	0
INR M	0	0	1	1	0	1	0	0	$[(H)(L)] \leftarrow [(H)(L)]+1$	1	10	-	0	0	0	0
INX rp	0	0	R	Р	0	0	1	1	(rH)(rL)+(rH)(rL)+1	1	6	-	-	-	-	-
DCR r	0	0	đ	d	d	1	0	1	$(r) \leftarrow (r) - 1$	1	4	-	0	0	0	0
DCR M	0	0	1	1	0	1	0	1	[(H)(L)] + [(H)(L)] - 1	1	10	-	0	0	0	0
DCX rp	0	0	R	Р	1	0	1	1	(rH)(rL)+(rH)(rL)-1	1	6	-	-	-	-	-

Stack

Mnemonic		Ins	str	uct	ion	Co	de		Operation	Bytes	States				la	
Milemonic	D7	$D_{6}$	D <sub>5</sub>	D4	D3	$D_2$	D1	Do	Operation	bytes	States	С	Ζ	S	P	AC
PUSH rp	1	1	R	Р	0	1	0	1	[(SP)-1] ← (rH)	1	12	-		-	-	-
									$[(SP)-2] \leftarrow (rL)$		,					
									$(SP) \rightarrow (SP) - 2$							
									Note: Register pair rp=SP may not be specified.							
PUSH PSW	1	1	1	1	0	1	0.	1	$[(SP)-1] \leftarrow (A)$	1	12	-	-	-	-	-
									[(SP)-2] ←							
									$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$ $S Z X AC X P X C$ MSB							
									(SP) + (SP) - 2							
POP rp	1	1	R	Р	0	0	0	1	(rĻ) ← [(SP)]	1	10	-	-	-	-	-
									(rH) ← [(SP)+1]							
									(SP) ← (SP)+2							
POP PSW	1	1	1	1	0	0	0	1	$(C) \leftarrow [(SP)]_0$	1	10	0	0	0	0	0
									$(P) \leftarrow [(SP)]_2$							
									$(AC) \leftarrow [(SP)]_{4}$							
									$(Z) \leftarrow [(SP)]_6$							
									$(S) \leftarrow [(SP)]_7$							
									$(A) \leftarrow [(SP)+1]$							
									$(SP) \leftarrow (SP) + 2$							



TMP8085AP

TECHNICAL DATA

## <u>Control</u>

		In	str	uct	ion	Co	de		Operation	Bytes	Statos	Γ		F	'la	g	
Mnemonic	D7	D6	D5	D4	D3	D2	$D_1$	Do		Dytes	States	С	Ζ	S	Р	A	.C
HLT	0	1	1	1	0	· 1	1	0	Halt	1	5	-	-	-	_		-
STC	0	0	1	1	0	1	1	1	(C) ← 1	1	4	0	-	-	-		-
СМС	0	0	1	1	1	1	1	1	$(C) \leftarrow (\overline{C})$	1	4	0	-	-	-		- 1
EI	1	1	1	1	1	0	1	1	Enable interrupts	1	4	-	-	-	-		-
									Note: Interrupts are not recognized during the EI in- struction.								
DI	1	1	1	1	0	0	1	1	Disable interrupts	1	. 4	-	-		-		-
									Note: Interrupts are not recognized during the DI in- struction.								
NOP	0	0	0	0	0	0	0	0	No operation is performed.	1	4	-	-	_			-
RIM	0	0	1	0	0	0	0	0	(A) ←	1	4	-	-	-		•	-
									$d_7 = SID$								
									d <sub>6</sub> = 17								
									$d_5 = 16$								
									d <sub>4</sub> = 15								
									$d_3 = IE$								
									$d_2 = M7$								
									$d_1 = M6$								
									$d_0 = M5$								
SIM	0	0	1	1	0	0	0	0	$IF(A)_{6} = 1;$	1	4	-	-	-		-	-
									$SOD \leftarrow (A)_7$								
									$, IF(A)_3 = 1;$								
									M7 ← (A) <sub>2</sub>								
									M6 ← (A) <sub>1</sub>								
									M5 ← (A)₀								
									$, IF(A)_{4} = 1;$								
									RST7.5 RESET								



TECHNICAL DATA

## ABSOLUTE MAXIMUM RATINGS

Symbol	Item	Ratings
v <sub>cc</sub>	V <sub>CC</sub> Supply Voltage	-0.5V to 7.0V
V <sub>IN</sub>	Input Voltage with Respect to VSS	-0.5V to 7.0V
v <sub>our</sub>	Output Voltage with Respect to $v_{\rm SS}$	-0.5V to 7.0V
PD	Power Dissipation	1.5W
T <sub>solder</sub>	Soldering Temperature (Soldering Time 10 sec.)	260°C
T <sub>stg</sub>	Storage Temperature	-55°C to 150°C
T <sub>opr</sub>	Operating Temperature	0°C to 70°C

## DC CHARACTERISTICS

 $T_{\rm A}$  = 0°C to 70°C,  $V_{\rm CC}$  = 5V±5%

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
VIL	Input Low Voltage		-0.5		0.8	v
VIH	Input High Voltage		2.0		Vcc +0.5	v
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2mA$			0.45	v
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -400 \mu A$	2.4			v
I <sub>CC</sub>	Power Supply Current		1		170	mA
IIL	Input Leakage	$V_{IN} = V_{CC}$	1		<u>+</u> 10	μΑ
ILO	Output Leakage	$0.45 \leq v_{OUT} \leq v_{CC}$			10	μΑ
V <sub>ILR</sub>	Input Low Level (RESET)		-0.5		0.8	v
V <sub>IHR</sub>	Input High Level (RESET)		2.4		V <sub>CC</sub> +0,5	v
V <sub>HY</sub>	Hysteresis (RESET)		0.25			v



TECHNICAL DATA

### AC CHARACTERISTICS

TA = 0°C to 70°C,  $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
tCYC	CLK Cycle Period		32.0		2000	ns
tL	CLK Low Time - Standard 150pF Loading - Lightly Loaded [2]		80 100			ns ns
t <sub>H</sub>	CLK High Time - Standard 150pF Load-		120			ns
	- Lightly Loaded <sup>[2]</sup>		150			ns
t <sub>r</sub> ,t <sub>f</sub>	CLK Rise and Fall Time				30	ns
t <sub>XKR</sub>	X1 Rising to CLK Rising		30		120	ns
t <sub>XKF</sub>	X <sub>1</sub> Rising to CLK Falling		30		150	ns
tAC	A <sub>8-15</sub> Valid to Leading Edge of Control[1]		270			ns
tACL	A <sub>0-7</sub> Valid to Leading of Control		240			ns
t <sub>AD</sub>	A <sub>0-15</sub> Valid to Valid Data In				575	ns
tAFR	Address Float after Leading Edge of READ (INTA)				0	ns
t <sub>AL</sub>	A8-15 Valid before Trailing Edge of ALE[1]	C <sub>L</sub> =150pF	115			ns
t <sub>ALL</sub>	A0-7 Valid before Trailing Edge of ALE		90			ns
tARY	READY Valid from Address Valid	t <sub>CYC=320ns</sub>			220	ns
t <sub>CA</sub>	Address (A8 - A15) Valid after Control		120			ns
tCC	Width of Control Low (RD, WR, INTA) Edge of ALE		400			ns
tCL	Trailing Edge of Control to Leading Edge of ALE		50			ns
t <sub>DW</sub>	Data Valid to Trailing Edge of $\overline{\text{WRITE}}$		420			ns
t <sub>HABE</sub>	HLDA to Bus Enable				210	ns
t <sub>HABF</sub>	Bus Float after HLDA				210	ns
tHACK	HLDA Valid to Trailing Edge of CLK		110			ns
t <sub>HDH</sub>	HOLD Hold Time		0			ns
t <sub>HDS</sub>	HOLD Setup Time to Trailing Edge of CLK		170			ns
t <sub>INH</sub>	INTR Hold Time		0			ns



TECHNICAL DATA

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
tINS	INTR, RST and TRAP Setup Time to Falling Edge of CLK		160			ns
t <sub>LA</sub>	Address Hold Time after ALE		100			ns
t <sub>LC</sub>	Trailing Edge of ALE to Leading Edge of Control		130			ns
tLCK	ALE Low during CLK High		100			ns
tLDR	ALE to Valid Data during Read				460	ns
tLDW	ALE to Valid Data during Write				200	ns
t <sub>LL</sub>	ALE Width		140			ns
t <sub>LRY</sub>	ALE to READY Stable				110	ns
t <sub>RAE</sub>	Trailing Edge of $\overline{\text{READ}}$ to Re-Enabling of Address		150			ns
t <sub>RD</sub>	READ (or INTA)to Valid Data				300	ns
t <sub>RV</sub>	Control Trailing Edge to Leading Edge of Next Control		400			ns
t <sub>RDH</sub>	Data Hold Time After READ INTA		0			ns
t <sub>RYH</sub>	READY Hold Time		0			ns
t <sub>RYS</sub>	READY Setup Time to Leading Edge of CLK		110			ns
tWD	Data Valid After Trailing Edge of WRITE		100			ns
t <sub>WDL</sub>	LEADING Edge of WRITE to Data Valid				40	ns

- Notes: 1. A8-15 address specs apply to  $10/\overline{M}$ , S<sub>0</sub> and S<sub>1</sub> except A8-15 are undifined during T<sub>4</sub> - T<sub>6</sub> of OF cycle whereas  $10/\overline{M}$ , S<sub>0</sub>, and S<sub>1</sub> are stable.
  - 2. Loading equivalent to 50 pF + 1 TTL input.
  - 3. All timings are measured at output voltage  $v_L$  = 0.8 V,  $v_H$  = 2.0 V.
  - 4. To calculate timing specifications at other value of  $t_{\mbox{CYC}}$  use Table 4.



# TABLE 4. BUS TIMING SPECIFICATION AS A $\mathsf{T}_{\mathsf{CYC}}$ DEPENDENT

t <sub>AL</sub>	(1/2) T - 45	MIN
t <sub>LA</sub>	(1/2) T - 60	MIN
tLL	(1/2) T - 20	MIN
tLCK	(1/2) T - 60	MIN
tLC	(1/2) T - 30	MIN
t <sub>AD</sub>	(5/2 + N) T - 225	MAX
tRD	(3/2 + N) T - 180	MAX
tRAE	(1/2) T - 10	MIN
t <sub>CA</sub>	(1/2) T - 40	MIN
tDW	(3/2 + N) T - 60	MIN
tWD	(1/2) T - 60	MIN
tcc	(3/2 + N) T - 80	MIN
t <sub>CL</sub>	(1/2) T-110	MIN
tARY	(3/2) T - 260	MAX
tHACK	(1/2) T - 50	MIN
tHABF	(1/2) T+50	MAX
tHABE	(1/2) T + 50	MAX
t <sub>AC</sub>	(2/2) T - 50	MIN
tL	(1/2) T-80	MIN
tH	(1/2) T - 40	MIN
t <sub>RV</sub>	(3/2) T - 80	MIN
tLDR	(4/2) T - 180	MAX

Note: N is equal to the total WAIT states.


 $T = t_{CYC}$ 


Joshiba INTEGRATEDCIRCUIT

TMP8085AP



TECHNICAL DATA








FIGURE 5. READ OPERATION




FIGURE 6. WRITE OPERATION



TMP8085AP




FIGURE 7. READ OPERATION WITH WAIT CYCLE (TYPICAL) - SAME READY TIMING APPLIES TO WRITE OPERATION





FIGURE 8. INTERRUPT AND HOLD TIMING



TMP8085AP

OUTLINE DRAWING



- Notes: 1. This dimension shows the center of curvature of leads
  - 2. This dimension shows spread of leads.
  - 3. All dimensions are in millimeters.

(Note 2)