CMOS 8-Bit Microcontroller TMP88CS34N/F, TMP88CP34N/F

The TMP88CS34/CP34 is the high speed and high performance 8-bit single chip microcomputers. This MCU contain CPU core, ROM, RAM, input/output ports, four Multi-function timer/counters, serial bus interface, on-screen display, PWM output, 8-bit AD converter, and remote control signal preprocessor on chip.

Product No.	ROM	RAM	Package	OTP MCU
TMP88CS34N/F	64 K × 8-bit	1.5 K × 8-bit	P-SDIP42-600-1.78	TMP88PS34N/F
TMP88CP34N/F	48 K × 8-bit	1.5 K × 0-bit	P-QFP44-1414-0.80D	110F00F334IN/F

Features

- ◆ 8-bit single chip microcomputer TLCS-870/X Series
- Instruction execution time: 0.25 μs (at 16 MHz)
- ♦ 842 basic instructions
 - Multiplication and Division (8 bits × 8 bits, 16 bits × 8 bits, 16 bits/8 bits)
 - Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive or)
 - 16-bit data and 20-bit data operations
 - 1-byte jump/subroutine-call (Short relative jump/Vector call)
- ◆ I/O ports: Maximum 33 (High current output: 4)
- ◆ 15 interrupt sources: External 6, Internal 10
 - All sources have independent latches each, and nested interrupt control is available.
 - Edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- ◆ ROM corrective function
- ◆ Two 16-bit timer/counters: TC1, TC2
 - Timer, Event-counter, Pulse width measurement, External trigger timer, Window modes
- ◆ Two 8-bit timer/counters: TC3, TC4
 - Timer, Event counter, Capture (Pulse width/duty measurement) mode

000707EBP1

[•] The information contained herein is subject to change without notice.



Purchase of TOSHIBA I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

<sup>For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general</sup>

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid
situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to
property.

property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc...

[•] The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.


[•] The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

٠

- ◆ Time base timer (Interrupt frequency: 0.95 Hz to 31250 Hz)
- ♦ Watchdog timer
 - Interrupt source/reset output
- ♦ Serial bus interface
 - I²C bus, 8-bit SIO mode (Selectable two I/O channels)
- ◆ On-screen display circuit
 - Font ROM characters: Mono font 383 characters, color font 96 characters or mono font 447 characters, color font 64 characters
 - Characters display: 32 columns × 12 lines
 - Composition: 16×18 dots
 - Size of character: 4 kinds (line by line)
 - Color of character: 8 or 27 kinds (character by character)
 - Variable display position: Horizontal 256 steps, Vertical 625 steps
 - Fringing, Smoothing, Slant, Underline, Blinking function
- ◆ Jitter elimination
- ◆ DA conversion (Pulse Width Modulation) outputs
 - 14/12-bit resolution (2 channels)
 - 12-bit resolution (2 channels)
- ♦ 8-bit successive approximate type AD converter with sample and hold
- ♦ High current output: 1 pin (typ. 20 mA)
- ◆ Remote control signal preprocessor
- Two power saving operating modes
 - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/high-impedance.
 - IDLE mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
- ♦ Operating voltage: 4.5 to 5.5 V at 16 MHz
- ◆ Emulation POD: BM88CS34N0A-M15

Pin Assignments




Pin Functions (1/2)

Pin Name	I/O	Function				
P20 (INT5 / STOP)	I/O (Input)	1-bit input/output port with latch. When used as an input port, the latch must be set to "1".	External interrupt input 5 or STOP mode release signal input			
P35 (SDA0)	I/O (Input/Output)	6-bit programmable input/output	I ² C bus serial data input/output 0			
P34 (SCL0)	I/O (Input/Output)	port. Each bit of these ports can be	I ² C bus serial clock input/output 0			
P33 (TC4)	I/O (Input)	individually configured as an input or an output under software control.				
P32	I/O	During reset, all bits are configured as inputs. When used as a serial bus	Video signal input 1 or Composite sync input			
P31 (INT4/TC3)	I/O (Input)	interface input/output, the latch must be set to "1".	External interrupt input 4 or Timer/Counter input 3			
P30 (INT3/RXIN)	I/O (Input)		External interrupt input 3 or Remote control signal preprocessor input			
P47	I/O	8-bit programmable input/output				
P46	I/O	port. Each bit of these ports can be				
P45	I/O	individually configured as an input or an output under software control.				
P44	I/O	During reset, all bits are configured				
P43 (PWM3)	I/O (Output)	as inputs.	12-bit DA conversion (PWM) outputs			
P42 (PWM2)	I/O (Output)					
P41 (PWM1)	I/O (Output)		14/12-bit DA conversion (PWM)			
P40 (PWM0)	I/O (Output)		outputs			
P57 (I)	I/O (Output)	8-bit programmable input/output	Translucent signal output			
P56 (KWU3 /AIN3)	I/O (Input)	port. Each bit of these ports can be individually configured as an input or	Key on wake-up inputs or AD			
P55 (KWU2 /AIN2)	I/O (Input)	an output under software control.	converter analog inputs			
P54 (KWU1/AIN1)	I/O (Input)	During reset, all bits are configured				
P53 (ĸwuo /AIN0/TC1 /INT2/ sck1)	I/O (Input/Input/Input /Input/Output)	as inputs. When used as a serial bus interface input/output, the latch must be set to "1".	Key on wake-up input or AD converter analog input or Timer/counter input 1 or External interrupt input 2 or SIO serial clock input/output 1			
P52 (SDA1/SO1)	I/O (Input/Output/Output)		I ² C bus serial data Input/Output 1 or SIO serial data output 1			
P51 (SCL1/SI1)	I/O (Input/Output/Input)		I ² C bus serial data Input/Output 1 or SIO serial data input 1			
P50 (TC2/ INT0)	I/O (Input/Input)		Timer/Counter input 2 or External interrupt input 0			
P67 (Y/BL)	I/O (Output)	8-bit programmable input/output	Y or BL output			
P66 (B)	I/O (Output)	port. (P67 to 61: Tri-State, P60: High				
P65 (G)	I/O (Output)	current output) Each bit of these ports can be individually configured	R/G/B outputs			
P64 (R)	I/O (Output)	as an input or an output under				
P63 (RIN)	I/O (Input)	software control. During reset, all	R input			
P62 (GIN)	I/O (Input)	bits are configured as inputs. When used P64 to P67 as port, each bit of	G input			
P61 (KWU5 /BIN/AIN5)	I/O (Input)	the P6 port data selection register (bit 7 to 4 in ORP6S) must be set to "1".	Key on wake-up input 5 or B input or AD converter analog input 5			
P60 (KWU4 /YBLIN/AIN4)	I/O (Input)	P63 to P61 output "0" after a reset. When these dual-function pins are used as ports, be sure to set ORP6S2 to "1".	Key on wake-up input 4 or Y/BL input or AD converter analog input 4			

Pin Functions (2/2)

Pin Name	I/O	Function				
P71 (\u00fc \u00c0)	I/O (Input)	2-bit programmable input/output port. Each bit of these ports can be individually configured as an input or	Vertical synchronous signal input			
P70 (HD)	I/O (Input)	an output under software control. During reset, all bits are configured as inputs.	Horizontal synchronous signal input			
XIN, XOUT	Input, Output	Resonator connecting pins. For inputting external clock, XIN is used and XOUT is opened.				
RESET	I/O	Reset signal input or watchdog timer output/address-trap-reset output/system-clock-rest output				
TEST	Input	Test pin for out-going test. Be tied to low.				
OSC1, OSC2	Input, Output	Resonator connecting pins for on-screen display circuitry				
VDD, VSS, VVSS	Power Supply	+5 V, 0 V (GND)				

Block Diagram



Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller. This section provides a description of the CPU core, the program memory, the data memory, the external memory interface, and the reset circuit.

1.1 Memory Address Map

The TMP88CS34/CP34 memory consists of four blocks: ROM, RAM, SFR (Special Function Register), and DBR (Data Buffer Register). They are all mapped to a 1-Mbyte address space. Figure 1.1.1 shows the TMP88CS34/CP34 memory address map. There are 16 banks of the general-purpose register. The register banks are also assigned to the RAM address space.




Figure 1.1.1 Memory Address Map

1.2 Program Memory (ROM)

The TMP88CS34 contains a 64-K byte program memory (mask ROM) at addresses from 04000 to 13 EFFH and FFF00 to FFFFFH.

The TMP88CP34 contains a 48-Kbyte program memory (mask ROM) at address from 04000 to 0FEFFH and FFF00 to FFFFFH.

Addresses FFF00 through FFFFFH in the program memory are also used for a particular purpose.

1.3 Data Memory (RAM)

The TMP88CS34/CP34 has a 1.5-Kbyte data memory (Static RAM) address from 0040 to 06BFH.

The first 128 bytes (addresses 00040 through 000BFH) in the built-in RAM are also available as general-purpose register banks.

The general-purpuse registers are mapped in the RAM; therefore, do not clear RAM at the current bank addresses.

Example: Clears RAM to "00H" except the bank 0 (TMP88CS34/CP34):

-	LD	HL, 0048H	;	Sets start address to HL register pair
	LD	A, H	;	Sets initial data (00H) to A register
	LD	BC, 0677H	;	Sets number of byte to BC register pair
SRAMCLR:	LD	(HL+), A		
	DEC	BC		
	JRS	F, SRAMCLR		

Note: The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine. Note that the general-purpose registers are mapped in the RAM; therefore, do not clear RAM at the current bank addresses.

1.4 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.




Figure 1.4.1 System Clock Controller

1.4.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains oscillation circuit: one for the high-frequency clock.

The high-frequency (fc) clock can be easily obtained by connecting a resonator between the XIN/XOUT pin, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to XIN pin with XOUT pin not connected.




Figure 1.4.2 Examples of Resonator Connection

Note: Accurate adjustment of the oscillation frequency:

Although hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by making the program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

1.4.2 Timing Generator

The timing generator generates from the basic clock the various system clocks supplied to the CPU core and peripheral hardware. The timing generator provides the following functions:

- 1. Generation of main system clock
- 2. Generation of source clocks for time base timer
- 3. Generation of source clocks for watchdog timer
- 4. Generation of internal source clocks for timer/counters TC1 to TC4
- 5. Generation of warm-up clocks for releasing STOP mode
- 6. Generation of a clock for releasing reset output
- (1) Configuration of Timing Generator

The timing generator consists of a 21-stage divider with a divided-by-3 prescaler, a main system clock generator, and machine cycle counters.

During reset and at releasing STOP mode, the prescaler and the divider are cleared to "0", however, the prescaler is not cleared.

An input clock to the 7th stage of the divider depends on the operating mode.

A divided-by-256 of high-frequency clock (fc/2⁸) is input to the 7th stage of the divider.




Figure 1.4.3 Configuration of Timing Generator




Figure 1.4.4 Divider Control Register




Figure 1.4.5 FC8 Control Register

(2) Machine Cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock. The minimum instruction execution unit is called a "machine cycle".

There are a total of 15 different types of instructions for the TLCS-870/X Series: ranging from 1-cycle instructions which require one machine cycle for execution to 15-cycle instructions which require 15 machine cycles for execution.

A machine cycle consists of 4 states (S0 to S3), and each state consists of one main system clock.




Figure 1.4.6 Machine Cycle

1.4.3 Stand-by Controller

The stand-by controller starts and stops the switches the main system clock. These modes are controlled by the system control registers (SYSCR1, SYSCR2).

Figure 1.4.7 shows the operating mode transition diagram and Figure 1.4.8 shows the system control registers.

Single-clock mode

In the single-clock mode, the machine cycle time is 4/fc [s] (0.25 µs at fc = 16 MHz).

1. NORMAL mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock.

2. IDLE mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate using the high-frequency clock). IDLE mode is started by setting IDLE bit in the system control register 2 (SYSCR2), and IDLE mode is released to NORMAL mode by an interrupt request from on-chip peripherals or external interrupt inputs. When IMF (interrupt master enable flag) is "1" (interrupt enable), the execution will resume upon acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When IMF is "0" (interrupt disable), the execution will resume with the instruction which follows IDLE mode start instruction.

3. STOP mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted.

The internal status immediately prior to the halt is held with the lowest power consumption during this mode.

STOP mode is started by setting STOP bit in the system control register 1 (SYSCR1), and STOP mode is released by an input (either level-sensitive or edge-sensitive can be programmably selected) to the $\overline{\text{STOP}}$ pin. After the warming-up period is completed, the execution resumes with the next instruction which follows the STOP mode start instruction.




Figure 1.4.7 Operating Mode Transition Diagram

System Contro	ol Registe	r 1											
SYSCR1	7	6	5	4	3	2	1	0					
(00038H)	STOP	RELI	M "0"	"1"	WUT	[]			(Initial value: 0000 00*	*)			
			•	•	• •	b a a							
						0: CPU core and peripherals remain active							
	STO	P	STOP mode start			1: CPL							
						(sta							
	REL	м	Release me	thod for	STOP mode	Ŭ		release (Risi	e e ,				
						1: Leve	el-sensitive	release ("H"	Level)				
						\searrow		Return to NC	RMAL mode	R/W			
								CK = 0	DV1CK = 1				
	WUT Warming-up time at releasing		releasing	00	3 × 2		3×2^{17} /fc						
		•	STOP mod	e		01	_	¹⁶ /fc	2 ¹⁷ /fc				
					10	3 × 2		3 × 2 ¹⁵ /fc					
						11	2	¹⁴ /fc	2 ¹⁵ /fc				
	Note 1:	Alway	s set bit 5 in	SYSCR1	to "0".								
	Note 2:	When	STOP mode	is releas	ed with RESE	T pin inp	out, a return	is made to N	ORMAL mode regardles	s of the			
		RETM	contents.										
	Note 3:	fc: Hic	h-frequency	clock [Hz	2]								
			't care		-1								
	Note 4 [.]			SCR1 are	read in as u	ndefined	data when a	a read instruc	tion is executed.				
					to "1" when s								
	1010 0.	/ uway	5 501 511 4 111	oroon	to i when			u.					
System Contro	l Registe	r 2											
SYSCR2	7	6	5	4	3	2	1	0					
(00039H)	"1"	"0"	"0"	IDLE	r-			,	(Initial value: 1000 ***	*)			
			•	•									
	IDLE		E mode sta	4	0: C	PU and w	atchdog tim	ner remain ac	ctive	R/W			
	IDLE	וטו	E mode sta	rt –	1: C	PU and w	atchdog tim	ner are stopp	ed (start IDLE mode)	R/W			
	Note 1:	*: Dor	't care										
	Note 2:	Alway	s set bit 7.6	and 5 in 3	SYSCR2 to "	100".							
			, .										

Figure 1.4.8 System Control Registers

1.4.4 Operating Mode Control

(1) STOP mode

STOP mode is controlled by the system control register 1 (SYSCR1) and the STOP pin input. The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting STOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- 1. Oscillations are turned off, and all internal operations are halted.
- 2. The data memory, registers and port output latches are all held in the status in effect before STOP mode was entered.
- 3. The prescaler and the divider of the timing generator are cleared to "0".
- 4. The program counter holds the address of the instruction following the instruction which started the STOP mode.

STOP mode includes a level-sensitive release mode and an edge-sensitive release mode, either of which can be selected with RELM (bit 6 in SYSCR1).


a. Level-sensitive release mode (RELM = 1)

In this mode, STOP mode is released by setting the STOP pin high. This mode is used for capacitor back-up when the main power supply is cut off and long term battery back-up.

When the STOP pin input is high, executing an instruction which starts the STOP mode will not place in STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low. The following method can be used for confirmation:

Using an external interrupt input $\overline{INT5}$ ($\overline{INT5}$ is a falling edge-sensitive input).

Example: Starting STOP mode with an INT5 interrupt.






Figure 1.4.9 Level-sensitive Release Mode

b. Edge-sensitive release mode (RELM = 0)

In this mode, STOP mode is released by a rising edge of the STOP pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the STOP pin.

In the edge-sensitive release mode, STOP mode is started even when the STOP pin input is high.

Example: Starting STOP mode from NORMAL mode

LD (SYSCR1), 10010000B ; Starts after specified to the edge-sensitive mode




Figure 1.4.10 Edge-sensitive Release Mode


<u>STOP mode is released</u> by the following sequence:

- 1. When returning to NORMAL, clock oscillator is turned on.
- 2. A warming-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Two different warming-up times can be selected with WUT (bits 2 and 3 in SYSCR1) as determined by the resonator characteristics.
- 3. When the warming-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction (e.g. [SET (SYSCR1). 7]). The start is made after the divider of the timing generator is cleared to "0".

-	- · · ·							
	Warming-up Time [ms]							
WUT	Return to NORMAL mode							
	DV1Ck	ζ = 0	DV1CK = 1					
00	3×2^{16} /fc	3×2^{16} /fc (12.29)		(24.58)				
01	2 ¹⁶ /fc	2 ¹⁶ /fc (4.10)		(8.20)				
10	3×2^{14} /fc	3×2^{14} /fc (3.07)		(6.14)				
11	2 ¹⁴ /fc	(1.02)	2 ¹⁵ /fc	(2.05)				

 Table 1.4.1
 Warming-up Time Example

Note: The warming-up time is obtained by dividing the basic clock by the divider: therefore, the warming-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warming-up time must be considered an approximate value.



STOP mode can also be released by setting the $\overline{\text{RESET}}$ pin low, which immediately performs the normal reset operation.

Note: When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing STOP mode. The $\overrightarrow{\text{RESET}}$ pin input must also be high, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the $\overrightarrow{\text{RESET}}$ pin input voltage will increase at a slower rate than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the $\overrightarrow{\text{RESET}}$ pin drops below the non-inverting high-level input voltage (hysteresis input).

(2) IDLE mode

IDLE mode is controlled by the system control register 2 and maskable interrupts. The following status is maintained during IDLE mode.

- 1. Operation of the CPU and watchdog timer is halted. On-chip peripherals continue to operate.
- 2. The data memory, CPU registers and port output latches are all held in the status in effect before IDLE mode was entered.
- 3. The program counter holds the address of the instruction following the instruction which started IDLE mode.




Figure 1.4.12 IDLE Mode

IDLE mode includes a normal release mode and an interrupt release mode. Selection is made with the interrupt master enable flag (IMF). Releasing the IDLE mode returns from IDLE to NORMAL.


a. Normal release mode (IMF = "0")

IDLE mode is released by any interrupt source enabled by the individual interrupt enable flag (EF) or an external interrupt 0 ($\overline{INT0}$ pin) request. Execution resumes with the instruction following the IDLE mode start instruction (e.g. [SET (SYSCR2).4]). Normally, IL (Interrupt Latch) of interrupt source to release IDLE mode must be cleared by load instructions.

b. Interrupt release mode (IMF = "1")

IDLE mode is released and interrupt processing is started by any interrupt source enabled with the individual interrupt enable flag (EF) or an external interrupt 0 ($\overline{\text{INT0}}$ pin) request. After the interrupt is processed, the execution resumes from the instruction following the instruction which started IDLE mode.

Note: When a watchdog timer interrupt is generated immediately before the IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.



IDLE mode can also be released by setting the $\overline{\text{RESET}}$ pin low, which immediately performs the reset operation. After reset, the TMP88CS34/CP34 is placed in NORMAL mode.

1.5 Interrupt Controller

The TMP88CS34/CP34 has a total of 16 interrupt sources; 6 externals and 10 internals. Multiple interrupts with priorities are also possible. Two of the internal sources are pseudo non-maskable interrupts; the remainder are all maskable interrupts.


Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors. The interrupt latch is set to "1" by the generation of its interrupt request which requests the CPU to accept its interrupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable flag (EF). If more than one interrupts are generated simulaneously, interrupts are accepted in order which is dominated by hardware. However, there are no prioritized interrupt factors among non-maskable interrupts.

Interrupt source		Enable condition	Interrupt latch	Vector table address	Priority	
Internal/ External	(Reset)		Non-Maskable	-	FFFFCH	High 0
Internal	INTSW	(Software interrupt)	Pseudo non-maskable	-	FFFF8H	1
Internal	INTWDT	(Watchdog timer interrupt)	r seudo non-maskable	IL ₂	FFFF4H	2
External	INT0	(External interrupt 0)	$IMF \cdot EF_3 = 1$, $INTOEN = 1$	IL ₃	FFFF0H	3
Internal	INTTC1	(16-bit TC1 interrupt)	$IMF \cdot EF_4 = 1$	IL ₄	FFFECH	4
External	INTKWU	(Key-On-Wake-Up)	$IMF \cdot EF_5 = 1$	IL ₅	FFFE8H	5
Internal	INTTBT	(Time base timer interrupt)	$IMF \cdot EF_6 = 1$	IL ₆	FFFE4H	6
External	INT2	(External interrupt 2)	$IMF \cdot EF_7 = 1$	IL ₇	FFFE0H	7
Internal	INTTC3	(8-bit TC3 interrupt)	$IMF \cdot EF_8 = 1$	IL ₈	FFFDCH	8
Internal	INTTSBI	(SBI interrupt)	IMF·EF ₉ = 1	IL ₉	FFFD8H	9
Internal	INTTC4	(8-bit TC4 interrupt)	$IMF \cdot EF_{10} = 1$	IL ₁₀	FFFD4H	10
External	INT3	(External interrupt 3)	$IMF \cdot EF_{11} = 1$	IL ₁₁	FFFD0H	11
External	INT4	(External interrupt 4)	$IMF \cdot EF_{12} = 1$	IL ₁₂	FFFCCH	12
Internal	INTADC	(AD Converter interrupt)	$IMF \cdot EF_{13} = 1$	IL ₁₃	FFFC8H	13
Internal	INTTC2	(16-bit TC2 interrupt)	$IMF \cdot EF_{14} = 1$	IL ₁₄	FFFC4H	14
External	INT5	(External interrupt 5)	$IMF \cdot EF_{15} = 1$	IL ₁₅	FFFC0H	15
Internal	INTOSD	(OSD interrupt)	$IMF \cdot EF_{16} = 1$	IL ₁₆	FFFBCH	16
		Reserved	$IMF \cdot EF_{17} = 1$	IL ₁₇	FFFB8H	17
		Reserved	$IMF \cdot EF_{18} = 1$	IL ₁₈	FFFB4H	18
		Reserved	$IMF \cdot EF_{19} = 1$	IL ₁₉	FFFB0H	19
		Reserved	$IMF \cdot EF_{20} = 1$	IL ₂₀	FFFACH	20
		Reserved	$IMF \cdot EF_{21} = 1$	IL ₂₁	FFFA8H	21
		Reserved	$IMF \cdot EF_{22} = 1$	IL ₂₂	FFFA4H	22
		Reserved	$IMF \cdot EF_{23} = 1$	IL ₂₃	FFFA0H	23
		Reserved	$IMF \cdot EF_{24} = 1$	IL ₂₄	FFF9CH	24
		Reserved	$IMF \cdot EF_{25} = 1$	IL ₂₅	FFF98H	25
		Reserved	$IMF \cdot EF_{26} = 1$	IL ₂₆	FFF94H	26
		Reserved	$IMF \cdot EF_{27} = 1$	IL ₂₇	FFF90H	27
		Reserved	$IMF \cdot EF_{28} = 1$	IL ₂₈	FFF8CH	28
		Reserved	$IMF \cdot EF_{29} = 1$	IL ₂₉	FFF88H	29
		Reserved	$IMF \cdot EF_{30} = 1$	IL ₃₀	FFF84H	30
		Reserved	$IMF \cdot EF_{31} = 1$	IL ₃₁	FFF80H	Low 31

Note : Before you change each enable flag (EF) and/or each interrupt latch (IL), be sure to clear the interrupt master enable flag (IMF) to "0" (to disable interrupts).

- 1. After a DI instruction is executed.
- 2. When an interrupt is accepted, IMF is autamatically cleared to "0".
 - However, to enable nested interrupts change EF and/or IL before setting IMF to "1" (to enable interrupts).

If the individual enable flags (EF) and interrupts (IL) are set under conditions other than the above, proper operation cannot be guararteed.



88CS34-22

Interrupt latches (IL) that hold the interrupt requests are provided for interrupt sources. Each interrupt vector is independent.

The interrupt latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The acceptance of maskable interrupts can be selectively enabled and disabled by program using the interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). When two or more interrupts are generated simultaneously, the interrupt is accepted in the highest priority order as determined by the hardware. Figure 1.5.1 shows the interrupt controller.

(1) Interrupt Latches (IL₃₁ to IL₂)

Interrupt latches are provided for each source, except for a software interrupt. The latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The latch is cleared to "0" just after the interrupt is accepted. All interrupt latches are initialized to "0" during reset.

The interrupt latches are assigned to addresses 0003CH, 0003DH, 0002EH and 0002FH in the SFR. Except for IL₂, each latch can be cleared to "0" individually by an instruction; however, the read-modify-write instruction such as bit manipulation or operation instructions cannot be used. When interrupt occurred during order execution, the reason is because interrupt request is cleared. Thus, interrupt requests can be canceled and initialized by the program. Note that request the interrupt latches cannot be set to "1" by an instruction. For example, it may be that each latch is cleared even if an interrupt request is generated during instruction.

The contents of interrupt latches can be read out by an instruction. Therefore, testing interrupt request by software is possible.

Example 1: Clears interrupt latches LDW (ILL), 1110100000111111B	;	IL ₁₂ , IL ₁₀ to IL ₆ $\leftarrow 0$
Example 2: Reads interrupt latches LD WA, (ILL)	;	$W \leftarrow IL_{H}, A \leftarrow IL_{L}$
Example 3: Tests an interrupt latch TEST (ILL). 7 JR F, SSET	;	if IL7 = 1 then jump

(2) Interrupt Enable Register (EIR)

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the pseudo non-maskable interrupts (software and watchdog timer interrupts). Pseudo non-maskable interrupts are accepted regardless of the contents of the EIR; however, the pseudo non-maskable interrupt cannot be nested more than once at the same time.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). These registers are assigned to addresses 0003AH, 0003BH, 0002CH and 0002DH in the SFR, and can be read and written by an instruction (including read-modify-write instruction such as bit manipulation instructions).

Note: Do not use the read-modify-write instruction for the EIRL (address 0003AH) during pseudo non-maskable interrupt service task. If the read-modify-write instruction is used, the IMF is not set to "1" after RETN.

1. Interrupt Master enable Flag (IMF)

The interrupt master enable flag (IMF) enables and disables the acceptance of all maskable interrupts. Clearing this flag to "0" disables the acceptance of all maskable interrupts. Setting to "1" enables the acceptance of interrupts.

When an interrupt is accepted, this flag is cleared to "0" to temporarily disable the acceptance of other maskable interrupts. After execution of the interrupt service program, this flag is set to "1" by the maskable interrupt return instruction [RETI] to again enable the acceptance of interrupts. If an interrupt request has already been occurred, interrupt service starts immediately after execution of the [RETI] instruction.

Pseudo non-maskable interrupts are returned by the [RETN] instruction. In this case, the IMF is set to "1" only when pseudo non-maskable interrupt service is started with interrupt acceptance enabled (IMF = 1). Note that the IMF remains "0" when cleared by the interrupt service program.

The IMF is assigned to bit 0 at address 0003AH in the SFR, and can be read and written by an instruction. The IMF is normally set and cleared by the [EI] and [DI] instructions, and the IMF is initialized to "0" during reset.

2. Individual interrupt Enable Flags (EF16 to EF3)

These flags enable and disable the acceptance of individual maskable interrupts, except for an external interrupt 0. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of an interrupt, setting the bit to "0" disables acceptance.

Example 1: Sets EF for individual interrupt enable, and sets IMF to "1".

LD	(EIRE), 00000001B	;	$EF_{16} \leftarrow 1$
LDW	(EIRL), 1110100010100001B		EF ₁₅ to EF ₁₃ , EF ₁₁ , EF ₇ , EF ₅ , IMF $\leftarrow 1$

Example 2: Sets an individual interrupt enable flag to "1". SET (EIRH). 4 ; $EF_{12} \leftarrow 1$

Interrupt La	atches (IL)
IL	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
(0002E, 0002FH)	IL ₃₁ IL ₃₀ IL ₂₉ IL ₂₈ IL ₂₇ IL ₂₆ IL ₂₅ IL ₂₄ IL ₂₃ IL ₂₂ IL ₂₁ IL ₂₀ IL ₁₉ IL ₁₈ IL ₁₇ IL ₁₆
0002FH)	L _D (0002FH) IL _F (0002EH)
	(Initial value: 00000000 00000000)
IL	IL15 IL14 IL13 IL12 IL11 IL10 IL9 IL8 IL7 IL6 IL5 IL4 IL3 IL2 INF
(0003C, 0003DH)	
,	IL _H (0003DH) IL _E (0003CH) (Initial value: 0000000 000000**)
Interrunt E	inable Registers (EIR)
•	
EIR (0002C,	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
(0002C, 0002DH)	EF ₃₁ EF ₃₀ EF ₂₉ EF ₂₈ EF ₂₇ EF ₂₆ EF ₂₅ EF ₂₄ EF ₂₃ EF ₂₂ EF ₂₁ EF ₂₀ EF ₁₉ EF ₁₈ EF ₁₇ EF ₁₆
	EIR _D (0002DH) EIR _E (0002CH)
EIR	(Initial value: 00000000 00000000)
(0003A,	EF15 EF14 EF12 EF11 EF10 EF9 EF8 EF7 EF6 EF4 EF3 IMF
0003BH)	EIR _H (0003BH) EIR _L (0003AH)
	(Initial value: 0000000 00000**0)
	Note 1: Do not clear IL with read-modify-write instructions such as bit operations.
	Note 2: Do not set IMF to "1" during non-maskable interrupt service program.
	Note 3: Bits 1 and 0 in IL _L are read in as undefined data when a read instruction is executed.
	Note 4: *: Don't care
	Note 5: Do not clear IL ₂ to "0" by an instruction.
	Note 6: At TMP88CS34/CP34, IL ₁₇ to IL ₃₁ and IF ₁₇ to IF ₃₁ are not used.
	Note 7: After IMF is cleared, modify EF and IL.

Figure 1.5.2 Interrupt Latches (IL) and Interrupt Enable Registers (EIR)

1.5.1 Interrupt Sequence


An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 12 machine cycles (3 μ s at fc = 16 MHz in the NORMAL mode) after the completion of the current instruction execution. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for pseudo non-maskable interrupts). Figure 1.5.3 shows the timing chart of interrupt acceptance processing.


(1) Interrupt acceptance

Interrupt acceptance processing is as follows.

- 1. The interrupt master enable flag (IMF) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
- 2. The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
- 3. The contents of the program counter (PC) and the program status word (PSW) are saved (pushed) on the stack in sequence of PSW_H, PSW_L, PC_E, PC_H, PC_L. The stack pointer (SP) is decremented five times.
- 4. The entry address of the interrupt service program is read from the vector table, and set to the program counter.

- 5. The RBS control code is read from the vector table. The lower 4-bit of this code is added to the RBS.
- 6. The instruction stored at the entry address of the interrupt service program is executed.





A maskable interrupt is not accepted until the IMF is set to "1" even if the maskable interrupt higher than the level of current servicing interrupt is occurred.

When nested interrupt service is necessary, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

Note: Do not use the read-modify-write instruction for the EIRL (address 0003AH) during pseudo non-maskable interrupt service task.




Figure 1.5.3 Timing Chart of Interrupt Acceptance and Interrupt Return Instruction

(2) Saving/Restoring general-purpose registers

During interrupt acceptance processing, the program counter (PC) and the program status word (PSW) are automatically saved on the stack, but not the accumulator and other registers. These registers are saved by the program if necessary. Also, when nesting multiple interrupt services, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose registers.

1. General-purpose register save/restore by automatic register bank changeover


The general-purpose registers can be saved at high-speed by switching to a register bank that is not in use. Normally, the bank 0 is used for the main task and the banks 1 to 15 are assigned to interrupt service tasks. To increase the efficiency of data memory utilization, the same bank is assigned for interrupt sources which are not nested.

The switched bank is automatically restored by executing an interrupt return instruction [RETI] or [RETN]. Therefore, it is not necessary for a program to save the RBS.

Example: Register bank changeover
PINTxx:PINTxx:interrupt processingRETI:VINTxx:DPPINTxxDB1;RBS \leftarrow RBS + 1

2. General-purpose register save/restore by register bank changeover

The general-purpose registers can be saved at high-speed by switching to a register bank that is not in use. Normally, the bank 0 is used for the main tank and the banks 1 to 15 are assigned to interrupt service tasks.







Figure 1.5.4 Saving/Restoring General-purpose Registers

3. General-purpose registers save/restore using push and pop instructions

To save only a specific register, and when the same interrupt source occurs more than once, the general-purpose registers can be saved/restored using the push/pop instructions.



General-purpose registers save/restore using data transfer instructions
 Data transfer instruction can be used to save only a specific general-purpose register
 during processing of single interrupt.

Return

Example: Saving/restoring a register using data transfer instructions PINTxx: LD (GSAVA), A ; Save A register interrupt processing ; LD A, (GSAVA) ; Restore A register

RETI

(3) Interrupt return

The interrupt return instructions [RETI]/[RET]] perform the following operations.
--	-------------------------------------

[RETI] Maskable interrupt return	[RETN] Non-maskable interrupt return
1. The contents of the program counter and the program status word are restored from the stack.	1. The contents of the program counter and program status word are restored from the stack.
2. The stack pointer is incremented 5 times.	2. The stack pointer is incremented 5 times.
3. The interrupt master enable flag is set to "1".	3. The interrupt master enable flag is set to "1" only when a non-maskable interrupt is accepted in interrupt enable status. However, the interrupt master enable flag remains at "0" when so clear by an interrupt service program.
4. The interrupt nesting counter is decremented, and the interrupt nesting flag is changed.	The interrupt nesting counter is decremented, and the interrupt nesting flag is changed.

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.5.2 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will not generate a software interrupt but will result in the same operation as the [NOP] instruction.

Use the [SWI] instruction only for detection of the address error or for debugging.

1. Address error detection

FFH is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address. Code FFH is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FFH to unused areas of the program memory. Address-trap reset is generated in case that an instruction is fetched from RAM, SFR or DBR areas.

2. Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.5.3 External Interrupts

The TMP88CS34/CP34 each have five external interrupt inputs ($\overline{INT0}$, INT2, INT3, INT4, and $\overline{INT5}$). Three of these are equipped with digital noise rejection circuits (pulse inputs of less than a certain time are eliminated as noise). Edge selection is also possible with INT2, INT3 and INT4.

The INTO /P50 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise rejection control except INT3 pin input and $\overline{\text{INT0}}$ /P50 pin function selection are performed by the external interrupt control register (EINTCR). Edge selecting and noise rejection control for INT3 pin input are preformed by the Remote control signal preprocessor control registers. (refer to the section of the Remote control signal preprocessor.) When INT0EN = 0, the IL3 will not be set even if the falling edge of $\overline{\text{INT0}}$ pin input is detected.

Source	Pin	Secondary function pin	Enable conditions	Edge	Digital noise rejection	
INTO	ĪNT0	P50/TC2	IMF = 1, INT0EN = 1, EF ₃ = 1	Falling edge	Any pulse shorter than 2/fc [s] is regarded as noise and removed. Pulses not shorter than 7/fc [s] are definitely regarded as signals.	
INT2	INT2	P53/TC1/ SCK1 /AIN0/ KWU0	IMF·EF ₇ = 1	Falling edge or Rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses equal to or more than 25/fc [s] are regarded as signals.	
INT3	INT3	P30/RXIN	IMF • EF ₁₁ = 1	Falling edge, Rising edge or Falling/Rising edge	Refer to the section of the Remote control preprocessor	
INT4	INT4	P31/TC3	$IMF \cdot EF_{12} = 1$	Falling edge or Rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 25/fc [s] or more are considered to be signals.	
INT5	ĪNT5	P20/ STOP	$IMF \cdot EF_{15} = 1$	Falling edge	Any pulse shorter than 2/fc [s] is regarded as noise and removed. Pulse not shorter than 7/fc [s] are definitely regarded as signals.	

Note 1: The noise rejection function is also affected for timer/counter input (TC1 pin).

- Note 2: If a noiseless signal is input to the external interrupt pin in the NORMAL or IDLE mode, the maximum time from the edge of input signal until the IL is set is as follows:
 - (1) INT2, INT4 pin 31/fc [s]

(2) INT3 pin Refer to the section of the Remote control preprocessor.

Note 3: If a dual-function pin is used as an output port, changing data or switching between input and output generates a pseudo interrupt request signal. To ignore this signal, it is necessary to reset the interrupt enable flag.

Note 4: If INT0EN = "0", detecting the falling edge of the $\overline{INT0}$ pin input does not set the interrupt latch IL3.

EINTCR (00037H)	7 "0"	6 5 INT0 EN -	4 INT4 ES	3 2 - INT2 ES	1 "0"	0	(Initial value	: 00*0 *00*)		
	INT0EN	I P50/INTO pi	n configuration	0: P50 input/o 1: INT0 pin (F		•	set to an input r	mode)	Write	
	INT4ES	INIT4 and IN	T2 edge select	0: Rising edge 1: Falling edge					only	
		fc: High-freque	ncy clock [Hz], *: I	Don't care						
Ν	Note 2:	Edge detection	during switching	edge selection is	inva	lid.				
Ν	Note 3:	Do not change	EINTCR only whe	en IMF = 1. After	chan	iging EINTCR	interrupt latche	es of external ir	nterrupt	
		inputs must be	cleared to "0" usir	ng load instruction	n.					
Ν	Note 4:	In order to cha	inge of external i	nterrupt input b	/ rew	riting the con	tents of INT2E	S and INT4ES	during	
		NORMAL mode, clear interrupt latches of external interrupt inputs (INT2 and INT4) after 8 machine cycles								
		from the time o	f rewriting.							
Ν	Note 5:	In order to cha	nge an edge of ti	mer counter inp	ut by	rewritng the	contents of INT	T2ES during N	ORMAL	
		mode, rewrite t	he contents after t	imer counter is	stopp	ed (TC*s = 0)	, that is, interru	pt disable state) .	
		Then, clear a interrupt latch of external interrupt input (INT2) after 8 machine cycles from the time of								
			nge to interrupt er		•	· ,				
E	xample:	When changin	ng TC1 pin inputs LD (TC1CR), 010 DI LD (EINTCR), 00 NOP to	edge in externa 001000B		er timer mode TC1S \leftarrow 00 IMF \leftarrow 0 (dis	from rising edg	service)		
		cycles ↓	NOP LD (ILL), 011111 EI LD (TC1CR), 01		;	•	ars interrupt late ables interrupt : (starts TC1)	,		

Figure 1.5.5 External Interrupt Control Register

1.6 Reset Circuit

The TMP88CS34/CP34 has four types of reset generation procedures: an external reset input, an address trap reset output, a watchdog timer reset output and a system clock reset output. Table 1.6.1 shows on-chip hardware initialization by reset action.

The malfunction reset output circuit such as watchdog timer reset, address trap reset and system clock reset is not initialized when power is turned on. The $\overline{\text{RESET}}$ pin can output level "L" at the maximum 24/fc [s] (1.5 µs at 16 MHz) when power is turned on.

On-chip hardware		Initial value	On-chip hardware	Initial value	
Program counter	(PC)	(FFFFEH to FFFFCH)			
Stack pointer	(SP)	not initialized	Prescaler and Divider of timing	0	
General-purpose registers (W, A, B, C, D, E, H, L)		not initialized	generator	0	
Register bank selector	(RBS)	0	- Watchdog timer	Enable	
Jump status flag	(JF)	1			
Zero flag	(ZF)	Not initialized			
Carry flag	(CF)	Not initialized			
Half carry flag	(HF)	Not initialized	Output latches of I/O ports	Refer to I/O port	
Sign flag	(SF)	Not initialized		circuitry	
Overflow flag	erflow flag (VF)				
Interrupt master enable flag	(IMF)	0			
Interrupt individual enable flags		0		Defende each of	
	(EF)		Control registers	Refer to each of control register	
Interrupt latches	(IL)	0			
-		-	RAM	Not initialized	

Table 1 6 1	Initializing	Internal	Status	hv	Reset Action
	milianzing	mucman	Otatus	vу	Reset Action

1.6.1 External Reset Input

The $\overline{\text{RESET}}$ pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor. When the $\overline{\text{RESET}}$ pin is held at "L" level for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the $\overline{\text{RESET}}$ pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFFCH to FFFFEH.




Figure 1.6.1 Reset Circuit

1.6.2 Address-Trap-Reset

If the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM, DBR or the SFR area, address-trap-reset will be generated. Then, the $\overline{\text{RESET}}$ pin output will go low. The reset time is about 8/fc to 24/fc [s] (0.5 to 1.5 µs at 16 MHz).




Figure 1.6.2 Address-Trap-Reset

1.6.3 Watchdog Timer Reset

Refer to Section "2.4 Watchdog Timer".

1.6.4 System-Clock-Reset

Clearing bits 7 in SYSCR2 to "0", system clock stops and causes the microcomputer to deadlock. This can be prevented by automatically generating a reset signal whenever bits 7, 6 and 5 in SYSCR2 = 000 is detected to continue the oscillation. The $\overrightarrow{\text{RESET}}$ pin output goes low from high-impedance. The reset time is about 8/fc to 24/fc [s] (0.5 to 1.5 µs at 16 MHz).


1.7 ROM Corrective Function

The ROM corrective function can patch the part (s) of on-chip ROM with some bugs.

The ROM corrective function have two modes. One is to replaced the instruction on a certain address in the ROM with the jump instruction to branch into the RAM area where the patched codes (Program Jump Mode). The other is to replace a byte or a word (2 or 3 bytes) length data in the ROM with the patched data (Data Replacement Mode). Four independent location can be patched.

- Note 1: When use ROM corrective circuit, it is necessary to contain a program which operates to load patched program and/or replacement data from external memory into an internal data RAM in an initial routine.
- Note 2: The address of an instruction for IDLE mode cannot be specificated as start address of corrective area.
- Note 3: The BM88CS34N0A-M15 does not support the ROM corrective circuit. Use the TMP88PS34 to debug a program of this circuit. In this case, note the following.

Example:



1.7.1 Configuration




Figure 1.7.1 ROM Corrective Circuit

1.7.2 Control

The ROM corrective function is controlled by ROM corrective control register (ROMCCR) and ROM corrective data register (ROMCDR).

ROM Correc	tive Con	trol Regis	ster							
ROMCCR	7	6	5	4	3	2	1	0		
(00FE0H)	- !	- !		-	CM3	CM2	CM1	CM0	(Initial value: **** 0000)	
=										
	CM3	Corrective (BANK3)	emode	setting						
	CM2	Corrective (BANK2)	Corrective mode setting 1: Data replacement mode							R/W
	CM1	Corrective (BANK1)								r./vv
	CM0	Corrective (BANK0)	emode	setting						
ROM Corrective Status Register										
ROMCSR	7	6	5	4	3	2	1	0		
(00FE1H)	-	-	-		1	WDC			(Initial value: ***0 0000)	
	WDC	Write data	a counte	er	C	Counting th	e number	of the byte	e written in ROMCDR	Read only
ROM Correc	tive Data	Registe	r							
ROMCDR	7	6	5	4	3	2	1	0		
(00FE2H)						1			(Initial value: 0000 0000)	
	ROMC	ROM Cor	rective	data reg	gister					Write only

Figure 1.7.2 ROM Corrective Control Register, Status Register and ROM Corrective Data Register

(1) Enable and disable

The ROM corrective function is disabled after releasing reset. It is enabled after setting the data for one bank into ROMCDR. And the address-trap-reset is not generated when fetching an instruction from the RAM area except the address 02C0H to 06BFH.

After the ROM corrective function is enabled, it is neccesary to reset the micro controller in order to disable it.

(2) Data replacement mode

The ROM corrective function has the program jump mode and the data replacement mode.

By setting CMx (x: 0 to 3) in ROMCCR, the data replacement mode is selected.

(3) The ROM corrective data register writing

The ROM corrective data register has four banks corresponding to four independent locations to patch. The write data counter (WDC) points each bank set. (Figure 1.7.2)

ROMCDR (00FE2H)	ROMC7	ROMC6	ROMC5	ROMC4	ROMC3	ROMC2	ROMC1	ROMC0	(Initial value: 000	0000)	
. ,								The value	of WDC after writin	g a data to RO	MCD
				-					00000 (Init	al value)	
1	The low	/er start ac	dress of	the correc	tive area	(8 bits)			00001 🗲		
	The mid	ddle start a	address o	f the corre	ctive area	a (8 bits)			00010		
I BANK 0	The upper start address of the corrective area (4 bits)								00011		
	The lower 8 bit of the jump address/replacement data								00100		
	The middle 8 bit of the jump address/replacement data								00101		
↓	The upp	per 4 bit of	f the jump	address/r	eplaceme	ent data			00110		
1	The low	er start ad	dress of	the correc	tive area	(8 bits)			00111		
	The mid	ddle start a	address o	f the corre	ctive area	a (8 bits)			01000		
I BANK 1	The upper start address of the corrective area (4 bits)								01001		
	The low	er 8 bit of	the jump	address/r	eplaceme	nt data			01010		
The middle 8 bit of the jump address/replacement data							01011				
↓	The upp	per 4 bit of	f the jump	address/r	eplaceme	ent data			01100		
1	The low	ver start ac	dress of	the correc	tive area	(8 bits)			01101		
	The middle start address of the corrective area (8 bits)								01110		
I BANK 2	The upp	oer start a	ddress of	the correc	tive area	(4 bits)			01111		
	The low	he lower 8 bit of the jump address/replacement data									
	The middle 8 bit of the jump address/replacement data								10001		
¥	The upp	per 4 bit of	f the jump	address/r	eplaceme	ent data			10010		
Î	The low	ver start ac	dress of	the correc	tive area	(8 bits)			10011		
	The mic	dle start a	address o	f the corre	ctive area	a (8 bits)			10100		
I BANK 3	The upp	per start a	ddress of	the correc	tive area	(4 bits)			10101		
	The low	er 8 bit of	the jump	address/r	eplaceme	nt data			10110		
	The mid	dle 8 bit o	of the jum	p address	replacem	ent data			10111		
¥	The upp	per 4 bit of	f the jump	address/r	eplaceme	ent data			00000 —		
	Note 1:	WDC val	ue equals	to the nu	mber of th	ne byte sto	ored in RC	MCDR.			
	Note 2:	ROMCD	R is set in	order of t	he lower	8 bits). th	e middle (8 bits) and	the upper (4 bits) s	tart address of	the

Figure 1.7.3 Banks and WDC Value of the Program Corrective Data Register

Whenever ROMCDR is written, WDC is incremented to indicate what data is writen via ROMCDR. During reset, WDC is initialized to "0".

- (1) The lower start address of the corrective area (8 bits)
- (2) The middle start address of the corrective area (8 bits)
- (3) The upper start address of the corrective area (4 bits)
- (4) The lower jump address/replacement data (8 bits)
- (5) The middle jump address/replacement data (8 bits)
- (6) The upper jump address (4 bits)/replacement data
- Note 1: Corrective addresses must have over five addresses each other.
- Note 2: The address of an instruction for IDLE mode cannot be specificated as start address of corrective area.

1.7.3 Functions

The ROM corrective function can correct maximum four ROM areas with their corresponding four banks of ROM corrective registers. Either program jump mode or data replacement mode is selected for each bank by CM0 to CM3 respectively.

(1) Program jump mode

In the program jump mode, the system executes a jump instruction when the program execution reaches the instruction at the corrective ROM address, skips from the instruction which would have been executed, and executes an instruction at a preset jump address.

Clearing ROMCCR CMx (x: 0 to 3) to "0" puts the system in the program jump mode. Use ROMCDR to set the corrective ROM address and jump address.

When the start address of an erroneous program is a corrective ROM address, and that of the patch program is a jump address, the bug in the erroneous program can be fixed. Note that the patch program should end with a jump instruction, which causes a return to the built-in ROM.

Note: For program jump mode, the address to be corrected must be the start address of the instruction.


Example 1: Setting the Program Correction Circuit with the Initial Routine

Using the initial routine program, which is executed right after reset, set the program correction circuit's register and stores the patch program into the built-in RAM as follows.

- 1. Read the flag, which indicates whether to use the program correction circuit, from the external memory.
- 2. If that circuit is not used, perform normal initial processing.
- 3. If it is used, clear CMx to 0 to establish the program jump mode.
- 4. Read the corrective ROM address and jump address from the external memory.
- 5. Set the corrective ROM address and jump address, which were read in step 4., in ROMCDR.
- 6. Read the number of bytes for the patch program from the external memory.
- 7. Read the program with a number of bytes, equal to the byte count read in step 6., from the external memory, and store that program into the built-in RAM.
- 8. Repeat steps 4. through 7. as many times as there are required banks.

Example 2: There is bugs on the locations from 0C020H to 0C085H

The corrective address, the jump vector, the program patch codes and other information to patch the ROM with the bugs must be read out from any of memory storage that holds them during initial program routine. CMn = 0 specifies the program jump mode. Subsequently, the patch program codes are loaded into RAM (00400H to 004EFH). The start address (0C020H) of the ROM necessary to patch is written to the corrective ROM address registers, and the start address (00400H) of the RAM area to patch is loaded onto the jump address registers. When the instruction at 0C020H is fetched, the instruction to jump into 00400H is unconditionally executed instead of the instruction at 0C020H, and the subsequent patch program codes are executed. The jump instruction at the end of the patch program codes returns to the ROM at 0C086H.



- Note: Corrective address must be assigned to 1st byte of instruction codes on the program jump mode.
- (2) Data replacement mode

In the data replacement mode, the system replaces reference data stored in the ROM area with the new instead of correcting the data reference instruction when that reference data is changed.

The program jump mode reduces the complexity of correcting the processing routine. However, when this mode is used, if there is a need to replace only the fixed data in ROM, the instruction to reference this ROM data should be corrected. Thus, a large amount of ROM is required for the patch program. To avoid this, the system has the data replacement mode. With this mode, three consecutive bytes of data can be replaced for each bank. (For an instruction which accesses only one byte, only the first byte can be replaced. For an instruction which accesses only two bytes, the two consecutive bytes can be replaced.) Setting ROMCCR CMx (x: 0 to 3) to "1" puts the system in the data replacement mode. Specify the start address of ROM data to be replaced as the corrective ROM address. Then, specify the new three-byte data as the patch data.

Note: For data replacement mode, the corrective address should be the address of fixed data (including a vector). (The operation code and operand cannot be changed.)


Example 1: Setting the Program Correction Circuit with the Initial Routine

Using the initial routine program, which is executed right after reset, set the program correction circuit's register as follows.

- 1. Read the flag, which indicates whether to use the program correction circuit, from the external memory.
- 2. If that circuit is not used, perform normal initial processing.
- 3. If it is used, set CMx to "1" to establish the data replacement mode.
- 4. Read the address of the data to be replaced and the patch data from the external memory.
- 5. Set the address and patch data, which were read in step 4., in ROMCDR.
- 6. Repeat steps 4. and 5. as many times as there are required banks.

Example 2: Replacing data 55H at 0C020H with 33H

Using the initial routine program, which is executed right after reset, read the start address of the data to be replaced and the patch data from the external memory. Set CMx (x: 0 to 3) to "1" to change the correction mode to the data replacement mode. Specify the start address (0C020H) of the data to be replaced as the corrective ROM address. Then, specify the new three-byte data (33H for 0C020H, CCH for 0C021H, and C3H for 0C022H) as the patch data.



1. At HL = 0C020H, Executing LD A, (HL) loads 33H in A. (Data replacement)

2. At HL = 0C021H, Executing LD A, (HL) loads AAH in A. (No data replacement)

3. At HL = 0C020H, Executing LD WA, (HL) loads CC33H in WA. (Data replacement)

- 4. At HL = 0C020H, Executing LD IX, (HL) loads CCC33H in IX. (Data replacement)
 - Note 1: Corrective address must be assigned to constant data area on the data replacement mode. (Ope-code and Ope-rand cannot be replaced by ROM correction circuit.)
 - Note 2: Instructions which includes "(HL +)" or "(– HL) " operation cannot be replaced by ROM corrective circuit on the data replacement mode.

2. On-Chip Peripheral Functions

2.1 Special Function Registers (SFR) and Data Buffer Registers (DBR)

The TLCS-870/X series uses the memory mapped I/O system and all peripheral control and data transfers are performed through the special function registers (SFR) and data buffer registers (DBR).

The SFR are mapped to addresses 00000H to 0003FH, and DBR are mapped to address 00F80H to 00FFFH.

Address Read Write Address Read Write 00000H 00020H SBISRA (SBI status A) SBICRA (SBI control register A) Reserved 00001 Reserved 00021 SBIDBR (SBI Data buffer) 00002 P2 port 00022 I²CAR (I²C Bus address) SBICRB (SBI control register B) P3 port 00003 00023 SBISRB (SBI status B) P4 port ORDMAL (OSD control) 00004 00024 ORDMAH (OSD control) 00005 P5 port 00025 00006 00026 RCCR (TC3 control) P6 port RCSR (TC3 status) 00007 00027 P7 port PMPXCR (Port control) 00008 P5CR1 (P5 port I/O control1) 00028 PWMCR1A (PWM control1A) 00009 P7CR (P7 port I/O control) 00029 PWMCR1B (PWM control1B) PWMDBR1 (PWMDBR1) 0000A 0002A Reserved P3CR1 (P3 I/O control) 0000B 0002B Reserved EIRE 0000C P4CR (P4 port I/O control) 0002C - - - (Interrupt enable r P6CR (P6 port I/O control) EIRD 0000D 0002D 0000E ADCCRA (AD converter control A) 0002E ILE _ _ _ _ (Interrupt latch) 0000F ADCCRB (AD converter control B) 0002F ILD TC1DRAL ____ (Timer register 1A) CGCR (Divider control) 00010 00030 ADCDR1 (AD conversion result) TC1DRAH 00031 00011 TC1DRBL (Timer register 1B) -00012 00032 ADCDR2 (AD conversion result) TC1DRBH 00033 00013 Reserved - - - -- - - -WDTCR1 Watch-dog timer 00014 TC1CR (TC1 control) 00034 control TC2CR (TC2 control) 00015 00035 WDTCR2 TBTCR (TBT/TG control) TC2DRL (Timer register 2) 00016 00036 TC2DRH 00017 00037 EINTCR (External interrupt control) TC3DRA (Timer register 3A) SYSCR1 (System control) 00018 00038 00019 TC3DRB (Timer register 3B) 00039 SYSCR2 EIRL 0001A TC3CR (TC3 control) 0003A (Interrupt enable register TC4DR (Timer register 4) 0001B 0003B EIRH ILL 0001C 0003C TC4CR (TC4 control) (Interrupt latch) ILH 0001D ORDSN (OSD control) 0003D ORCRAL (OSD control) 0001E 0003E PSWL - - (Program status word) -0001F ORCRAH (OSD control) 0003F PSWH (a) Special function registers Note 1: Do not access reserved areas by the program. Note 2: -: Cannot be accessed. Write-only registers and interrupt latches cannot use the read-modify-write instructions (bit manipulation Note 3: instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.). When defining address 0003FH with assembler symbols, use GRBS. Note 4: Address 0003EH must be GPSW/GFLAG.

Figure 2.1.1 shows the list of the TMP88CS34/CP34 SFRs and DBRs.

Figure 2.1.1 (a) SFR




Figure 2.1.1 (b) DBR

2.2 I/O Ports

The TMP88CS34/CP34 has 6 parallel input/output ports (33 pins) as follows:

	Primary Function	Secondary Functions
Port P2	1-bit I/O port	External interrupt input, and STOP mode release signal input
Port P3	6-bit I/O port	External interrupt input, remote control signal input, data slicer analog input, timer/counter input, serial bus interface input/output
Port P4	8-bit I/O port	Pulse width modulation output
Port P5	8-bit I/O port	External interrupt input, timer/counter input, key-on wake-up input, serial bus interface input/output, analog input and I output from OSD circuitry.
Port P6	8-bit I/O port	R, G, B and Y/BL output from OSD circuitry, R.G.B and Y/BL input, analog input, and key-on wake-up input
Port P7	2-bit I/O port	Horizontal synchronous pulse input and vertical synchronous pulse input to OSD circuitry

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should either be held externally until read or reading should be performed several times before processing. Figure 2.2.1 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing can not be recognized from outside, so that transient input such as chattering must be processed by the program. Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.




Figure 2.2.1 Input/Output Timing (Example)

When reading an I/O port except programmable I/O ports, whether the pin input data or the output latch contents are read depends on the instructions, as shown below:

- (1) Instructions that read the output latch contents
 - 1. XCH r, (src)
 - 2. SET/CLR/CPL (src).b
 - 3. SET/CLR/CPL (pp).g
 - 4. LD (src).b, CF
 - 5. LD (pp).b, CF
 - 6. ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), n
 - 7. (src) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)
- (2) Instructions that read the pin input data
 - 1. Instructions other than the above (1)
 - 2. (HL) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)

2.2.1 Port P2 (P20)

Port P2 is a 1bit input/output port. It is also used as an external interrupt input, and a STOP mode release signal input. When used as an input port, or a secondary function pin, the output latch should be set to "1". During reset, the output latch is initialized to "1".

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If used as an output port, the interrupt latch is set on the falling edge of the P20 output pulse.

When a read instruction for port P2 is executed, bits 7 to 1 in P2 are read in as undefined data.




Figure 2.2.2 Port P2

2.2.2 Port P3 (P35 to P30)

Port P3 is an 6-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P3 input/output control register 1 (P3CR1). Port P3 is configured as an input if its corresponding P3CR1 bit is cleared to "0", and as an output if its corresponding P3CR1 bit is set to "1". During reset, P3CR1 is initialized to "0", which configures port P3 as an input. The P3 output latches are also initialized to "1". Data is written into the output latch regardless of the P3CR1 contents. Therefore initial output data should be written into the output latch before setting P3CR1.

Port P3 is also used as an external interrupt input, Remote control signal input a timer/counter input, and serial bus interface input/output. When used as a secondary function input pin except I²C bus interface input/output, the input pins should be set to the input mode. When used as a secondary function output pin except I²C bus interface input/output, the output pins should be set to the output mode and beforehand the output latch should be set to "1". When P34 and P35 are used as I²C bus interface input/output, P3CR2 bits should be set to the sink open drain mode, the output latches should be set to "1", and the output pins should be set to the output mode.

Note: Input mode port is read the state of input pin. When input/output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.

Example 1: Outputs an immediate data 5AH to port P3 LD (P3), 5AH ; P3 ← 5AH

Example 2: Inverts the output of the lower 4 bits (P33 to P30) in port P3XOR(P3), 00001111B;P33 to P30 \leftarrow P33




Figure 2.2.3 Port P3 and P3CR

2.2.3 Port P4 (P47 to P40)

Port P4 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/Output mode is specified by the corresponding bit in the port P4 input/output control register (P4CR). Port P4 is configured as an input if its corresponding P4CR bit is cleared to "0", and as an output if its corresponding P4CR bit is set to "1". During reset, P4CR is initialized to "0", which configures port P4 as an input. The P4 output latches are also initialized to "1". Data is written into the output latch regardless of the P4CR contents. Therefore initial output data should be written into the output latch before setting P4CR.

Port P4 is also used as a pulse width modulation (PWM) output. When used as a PWM output pin, the output pins should be set to the output mode and beforehand the output latch should be set to "1".

Note: Input mode port is read the state of input pin. When input/output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.




Figure 2.2.4 Ports P4 and P4CR

2.2.4 Port P5 (P57 to P50)

Port P5 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P5 input/output control register 1 (P5CR1). Port P5 is configured as an input if its corresponding P5CR1 bit is cleared to "0", and as an output if its corresponding P5CR1 bit is set to "1". During reset, P5CR1 is initialized to "0", which configures port P5 as an input. The P5 output latches are also initialized to "1". Data is written into the output latch regardless of the P5CR1 contents. Therefore initial output data should be written into the output latch before setting P5CR1.

Port P5 is also used as is also used as AD converter analog input, external interrupt input, timer/counter input, serial bus interface input/output, and an on screen display (OSD) output (I signal). When used as a secondary function input pin except I²C bus interface input/output, the input pins should be set to the input mode. When used as a secondary function output pin except I²C bus interface input/output, the output pins should be set to the output mode and beforehand the output latch should be set to "1". When P52 and P51 are used as I²C bus interface input/output, P5CR2 bits should be set to the sink open drain mode, the output latches should be set to "1", and the output pins should be set to the output mode. When P57 is used as an OSD output pin, the output pin should be set to the output mode and beforehand the port 6 data selection register (PIDS) should be set to "1".

Note: Input mode port is read the state of input pin. When input/output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.




Figure 2.2.5 Ports P5 (1/2)




Figure 2.2.6 Ports P5 (2/2)

2.2.5 Port P6 (P67 to P60)

Port P6 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is selected by the corresponding bit in the port P6 input/output control register (P6CR). Port P6 is configured as an input if its corresponding P6CR bit is cleared to "0", and as an output if its corresponding P6CR bit is set to "1" and P6nS bit is set to "1". P63 to P60 are sink open drain ports. During reset, P6CR is initialized to "0", which configures port P6 as an input. The P6 output latches are also initialized to "1".

Data is written into the output latch regardless of the P6CR contents. Therefore initial output data should be written into the output latch before setting P6CR.

Port P6 is used as an on screen display (OSD) output (R, G, B, and Y/BL signal)/input (RIN, GIN BIN, Y/BLIN signal), a test video signal output and AD converter analog input. When used as a secondary function input, the input pins should be set to the input mode. When used as an OSD output pin, the output pins should be set to the output mode and beforehand the port P6 data selection register (P67S to P64S) should be clear to "0". When used as port P6, the signal control register (P67 to P64) should be set to "1".

- Note1: Input mode port is read the state of input pin. When input/output mode is used mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.
- Note2: P63 to P61 output "0" after a reset. When these dual-function pins are used as ports, be sure to set ORP6S2 to "1"
- Example: Sets the lower 4 bits (P63 to P60) in port P6 to the output mode, and the other bit to the input mode.
 - LD (P6CR), 0FH ; P6CR \leftarrow 00001111B




Figure 2.2.7 Ports P6, P6CR, and P67S to P64S

2.2.6 Port P7 (P71 to P70)

Port P7 is a 2bit input/output port, and is also used as a vertical synchronous signal $(\overline{\text{VD}})$ input and a horizontal synchronous signal $(\overline{\text{HD}})$ input for the on screen display (OSD) circuitry.

The output latches, are initialized to "1" during reset. When used as an input port or a secondary function pin, the output latch should be set to "1".

When a read instruction for port P7 is executed, bits 7 to 2 in P7 are read in as undefined data.




Figure 2.2.8 Ports P7


2.3 Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT). The time base timer is controlled by a control register (TBTCR) shown in Figure 2.3.1.

An INTTBT is generated on the first rising edge of source clock (the divider output of the timing generator) after the time base timer has been enabled. The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period.

The interrupt frequency (TBTCK) must be selected with the time base timer disabled (When the time base timer is changed from enabling to disabling, the interrupt frequency can't be changed.)

Both frequency selection and enabling can be performed simultaneously.



Example: Sets the time base timer frequency to fc/2¹⁶ [Hz] and enables an INTTBT interrupt.

LD (TBTCR), 00001010B SET (EIRL). 6




Figure 2.3.1 Time Base Timer

BTCR	7	6	5	5	4	3	2	1	0	-			
00036H)	"0"	-	-	-	"0"	TBTEN		TBTCK		(Initial	value: 0**0 0*	***)	
			1										
	-	TBTEN Time base timer			0: Dis	able							
			enable/disable			1: Enable							
								NOR	MAL, IDL	E mode	1		
								DV1CK =	0	DV1CK = 1			
							000	fc/2 ²³ [H	z]	fc/2 ²⁴ [Hz]	T I		
							001	fc/2 ²¹		fc/222	Write		
	-	втск	Time base timer interrupt frequency select		Time base timer interrupt		rrupt	010	fc/216		fc/217	only	
	1	DICK				011	fc/214		fc/2 ¹⁵				
							100	fc/213		fc/2 ¹⁴			
							101	fc/212		fc/2 ¹³			
							110	fc/211		fc/2 ¹²			
				111	fc/2 ⁹		fc/2 ¹⁰						
	Note 1:	fc: Hig	h-freque	ency o	clock [Hz	ː], *: Don't	care						
	Note 2:	TBTC	R is a wi	rite-or	nly regis	ter and mu	ist not b	be used with	any of re	ad-modify-write	e instructions.		
					BTCR to					,			

Figure 2.3.2 Time Base Timer and Divider Output Control Register

	Time Base Timer Interrupt Frequency [Hz]						
TBTCK	NORMAL, IDLE mode						
	DV1CK = 0	DV1CK = 1					
000	1.90	0.95					
001	7.62	3.81					
010	244.14	122.07					
011	976.56	488.28					
100	1953.12	976.56					
101	3906.25	1953.12					
110	7812.50	3906.25					
111	31250	15625					


Table 2.3.1 Time Base Timer Interrupt Frequency (Example: at fc = 16MHz)

2.4 Watchdog Timer (WDT)

The watchdog timer is a fail-safe system to rapidly detect the CPU malfunctions such as endless looping caused by noise or the like, or deadlock and resume the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either a reset output or a pseudo non-maskable interrupt request. However, selection is possible only once after reset. At first the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.



2.4.1 Watchdog Timer Configuration

Figure 2.4.1 Watchdog Timer Configuration

2.4.2 Watchdog Timer Control

Figure 2.4.2 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

(1) Malfunction detection methods using the watchdog timer

The CPU malfunction is detected at follows.

- 1. Setting the detection time, selecting output, and clearing the binary counter.
- 2. Repeatedly clearing the binary counter within the setting detection time.
- Note: The watchdog timer consists of an internal divider and two-stage binary counter. Writing the clear code (4EH) clears the binary counter, but not the internal divider. The minimum overflow time for the binary counter might be three quarters of the WDTCR1 (WDTT) time setting depending on when the clear code (4EH) is written into the WDTCR2 register. So, write the clear code on a cycle which is shorter than that minimum overflow time.

If the CPU malfunctions such as endless looping or deadlock occur for any cause, the watchdog timer output will become active at the rising of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTOUT = 1 a reset is generated, which drivers the \overline{RESET} pin low to reset the internal hardware and the external circuit. When WDTOUT = 0, a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in STOP mode including warm-up or IDLE mode, and automatically restarts (continues counting) when the STOP/IDLE mode is released.




Figure 2.4.2 Watchdog Timer Control Registers

(2) Watchdog timer enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

Example: Disables watchdog timer LDW (WDTCR1), 00001000B ; WDTEN $\leftarrow 1$

(3) Watchdog timer disable

To disable the watchdog timer, clear the interrupt mask enable flag (IMF) to "0" and write the clear code (4EH) into WDTCR2. Then, clear WDTEN (bit 3 in WDTCR1) to "0".

When WDTEN is "0", the watchdog timer is disabled by writing the disable code (B1H) into WDTCR2. If WDTEN is cleared to "0" after the disable code has been written into WDTCR2, the watchdog timer is not disabled. While it is disabled, its binary counter is cleared.

Example:

DI		;	Disables interrupt acceptance.
LD	(WDTCR2), 4EH	;	Clears the watchdog timer.
LDW	(WDTCR1), B101H	;	Disables the watchdog timer.
EI		;	Enables interrupt acceptance.

Table 2.4.1 Watchdog Timer Detection Time (Example: fc = 16 MHz)

	Watchdog timer detection time [s]						
WDTT	NORMAL mode						
	DV1CK = 0	DV1CK = 1					
00	2.097	4.194					
01	524.288 m	1.048					
10	131.072 m	262.1 m					
10	131.072111	202.1111					

2.4.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous interrupt processing is completed (the end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example:	Watchdog	timer	interrupt setting up	

LD	SP, 023FH	;	Sets the stack pointer
LD	(WDTCR1), 00001000B	;	WDTOUT $\leftarrow 0$

2.4.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drivers the $\overline{\text{RESET}}$ pin (sink open drain input/output with pull-up) low to reset the internal hardware. The reset output time is about 8/fc to 24/fc [s] (0.5 to 1.5 µs at fc = 16.0 MHz).

Note: If there is any fluctuation in the oscillation frequency at the start of clock oscillation, the reset time includes error. Thus, regard the reset time as an approximate value.





Figure 2.4.3 Watchdog Timer Interrupt/Reset

2.5 16-Bit Timer/Counter1 (TC1A)

2.5.1 Configuration



Note: Be sure to set the function of input/output pins correctly. For details, see the section on I/O port control registers.

Figure 2.5.1 Timer/Counter 1

2.5.2 Control

The timer/counter 1 is controlled by a timer/counter 1 control register (TC1CR) and two 16-bit timer registers (TC1DRA and TC1DRB).

TC1DRA		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(00010, 000	11H)			TC1	DRAH	(0001	1H)					TC1	IDRAL	(00010	H)		
TC1DRB	-											Read/V	Vrite				
(00012, 000	13H)			TC11	DRBH	(0001	3H)				1	TC1	IDRBL	(00012	H)		
													Rea	d only			
	. г	7	6 ACPAP1	5	4	3	2	1	0	1							
		"0"	MCAP1	TC18	S	TC	1CK	тс	1M		Read/		0000 0	000)			
(00014H) 0 METT1							1	ļ]	(initiai	value:	0000 0	000)			
TC1M	TC1 of	peratii	ng mode	select	01: V	/indo ulse	w mode width m	Il trigger e neasurer			ounter	mode					
					\setminus					NORM	AL, IDL	E mode	Э				
									[OV7CK	= 0, D\	/CK = 0	0				
								DV1C						CK = 1			
TC1CK	TC1 so	ource	clock sel	lect [Hz]	00			fc/2	_					/2 ¹²			
					01			fc/2	_					c/2 ⁸			
			10	10 fc/2 ³ fc/2 ⁴ 11 External clock (TC1 pin input)								R/W					
				11				Ext	ernai ci		imer Exte	<u> </u>	It Window	Pulse	PPG		
TC1S	TC1 s	C1 start control			01: C 10: E	omma kterna	and sta al trigge	nter clea rt er start a er start a	t the ri	•	lge				0 × 0	0 × 0 0	
ACAP1	Auto c	apture	e control				oture di			-	o-captu	re enab	le				
MCAP1	Pulse mode		measure	ement	0: Do	uble e	edge ca	apture		1: Sing	gle edg	e captu	re				
METT1	Extern mode	-	ger time ol	r	0: Trię	0: Trigger start 1: Trigger start and stop											
	Note	1: fc	: High-fr	equency	clock [Hz]											
	Note	2: T	he timer	register	consist	s of t	wo shift	register	rs. A va	alue set	t in the t	imer re	gister is	put in	effect a	at the	rising
		e	dge of th	ne first so	urce cl	ock p	ulse tha	at occurs	s after	the upp	per data	(TC1D	RAH) a	re writt	en. Th	erefor	e, the
		lo	wer byte	e must b	e writte	en bei	fore the	e upper	byte (i	t is rec	ommen	ded tha	at a 16-	bit acc	ess ins	structio	on be
		u	sed in w	riting). V	Vriting o	only t	he lowe	er data	(TC1D	RAL) d	loes no	t put the	e settin	g of the	e timer	r regis	ter in
		e	ffect.														
	Note	3: S	et the m	ode, sou	rce clo	ck PF	PG cont	rol and	timer F	/F cont	rol whe	n TC1 s	stops (T	C1S =	00).		
	Note	4: A	uto-capt	ure can l	oe useo	l in oi	nly time	er, event	count	er, and	window	/ modes	5.				
	Note	5: V	alues to	be loade	ed to tin	ner re	gisters	must sa	atisfy th	ne follo	wing co	ndition.					
		Т	C1DRA	> TC1DF	RB, TC	1DRA	A > 1										
	Note	6: A	lways w	rite "0" to	TFF1	excep	ot PPG	output r	node.								
	Note	7: O	n enterii	ng STOP	mode,	the T	FC1 sta	rt contro	l (TC1	S) is cle	eared to	"00" au	utomatio	cally. S	o, the t	timer s	tops.
		0	nce the	STOP m	ode ha	s bee	en relea	sed, to	start us	sing the	e timer o	ounter,	set TC	1S aga	iin.		



2.5.3 Function

Timer/counter 1 has five operating modes: timer, external trigger timer, event counter, window, pulse width measurement.

(1) Timer mode

In this mode, counting up is performed using the internal clock. The contents of TC1DRA are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0". Counting up resumes after the counter is cleared. The current contents of up-counter can be transferred to TC1DRB by setting ACAP1 (bit 6 in TC1CR) to "1" (software capture function). (Auto-capture function)

Table 2.5.1 Source Clock (internal clock) for Timer/Counter 1 (Example: at fc = 16.0 MHz)

TC1CK	NORMAL, IDLE mode									
	DV1CI	K = 0	DV1CK = 1							
	Resolution [µs]	Maximum time setting [s]	Resolution [µs]	Maximum time setting [s]						
00	128.0	8.39	256.0	16.78						
01	8.0	0.524	16.0	1.049						
10	0.5	32.77 m	1.0	65.54 m						

Example 1: Sets the timer mode with source clock $fc/2^{11}$ [Hz] and generates an interrupt 1 later (at fc = 16 MHz)

	iator (at it	10 101111/		
	LDW	(TC1DRA), 1E84H	;	Sets the timer register $(1 \text{ s} \div 2^{11}/\text{fc} = 1\text{E}84\text{H})$
	DI			
	SET	(EIRL). 4	;	Enable INTTC1
	EI			
	LD	(TC1CR), 0000000B	;	Selects the source clock and mode
	LD	(TC1CR), 00010000B	;	Starts TC1
Example 2	Auto-captur	e		
-	LD	(TC1CR), 01010000B	;	$ACAP1 \leftarrow 1$ (Capture)
	LD	WA, (TC1DRB)	;	Reads the capture value




Figure 2.5.3 Timer Mode Timing Chart

(2) External trigger timer mode

In this mode, counting up is started by an external trigger. This trigger is the edge of the TC1 pin input. Either the rising or falling edge can be selected with TC1S. Source clock is an internal clock. The contents of TC1DRA is compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0" and halted. The counter is restarted by the selected edge of the TC1 pin input.

When METT1 (bit 6 in TC1CR) is "1", inputting the edge to the reverse direction of the trigger edge to start counting clears the counter, and the counter is stopped. Inputting a constant pulse width can generate interrupts. When METT1 is "0", the reverse directive edge input is ignored. The TC1 pin input edge before a match detection is also ignored.

The TC1 pin input has the noise rejection; therefore, pulses of 7/fc [s] or less are rejected as noise. A pulse width of 13/fc [s] or more is required for edge detection in NORMAL or IDLE mode.

Example 1: Detects rising edge in TC1 pin input and generates an interrupt 100 μs later.

(at fc = 16.)	0 MHz, DV1CK = 1)		
LDW	(TC1DRA), 0064H	;	$100 \ \mu s \div 2^{4}/fc = 64H$
DI			
SET	(EIRL). 4	;	INTTC1 interrupt enable
\mathbf{EI}			
LD	(TC1CR), 00001000B	;	Selects the source clock and mode
LD	(TC1CR), 00101000B	;	TC1 external trigger start, $METT1 = 0$
Generates	an interrunt inputting "	T." 14	evel nulse (nulse width: 4 ms or more) to

Example 2: Generates an interrupt, inputting "L" level pulse (pulse width: 4 ms or more) to the TC1 pin. (at fc = 16.0 MHz, DV1CK = 1)

	(TC1DRA), 00FAH	;	$4 \text{ ms} \div 2^{8}/\text{fc} = \text{FAH}$
DI SET	(EIRL). 4	;	INTTC1 interrupt enable
EI LD	(TC1CR), 00000100B		Selects the source clock and mode
LD LD	(TC1CR), 00000100B (TC1CR), 01110100B	;	TC1 external trigger start, $METT1 = 1$




Figure 2.5.4 External Trigger Timer Mode Timing Chart

(3) Event counter mode

In this mode, events are counted at the edge of the TC1 pin input and bit 4 or 5 in TC1CR. Either the rising or falling edge can be selected with the external trigger. The contents of TC1DRA are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared.

Match detect is executed on other edge of count-up. A match can not be detected and INTTC1 is not generated when the pulse is still in same state.

Setting ACAP1 to "1" transfers the current contents of up-counter to TC1DRB (Auto-capture function).




Figure 2.5.5 Event Counter Mode Timing Chart

	Minimum pulse width [s]
	NORMAL/IDLE
"H" width	2 ³ /fc
"L" width	2 ³ /fc

Table 2.5.2 Input Pulse Width for Timer/Counter 1

(4) Window mode

Counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC1 pin input (window pulse) and an internal clock. The contents of TC1DRA are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Positive or negative logic for the TC1 pin input can be selected with bit4 or 5 in TC1CR.

It is necessary that the maximum applied frequency be such that the counter value can be analyzed by the program. That is; the frequency must be considerably slower than the selected internal clock.




Figure 2.5.6 Window Mode Timing Chart


(5) Pulse width measurement mode


In this mode, counting is started by the external trigger (set to external trigger start by TC1CR). The trigger can be selected either the rising or falling edge of the TC1 pin input. The source clock is used an internal clock. On the next falling (rising) edge, the counter contents are transferred to TC1DRB and an INTTC1 interrupt is generated. The counter is cleared when the single edge capture mode is set. When double edge capture is set, the counter continues and, at the next rising (falling) edge, the counter contents are again transferred to TC1DRB. If a falling (rising) edge capture value is required, it is necessary to read out TC1DRB contents until a rising (falling) edge is detected. Falling or rising edge is selected with the external trigger TC1S (bit4 or 5 in TC1CR), and single edge or double edge is selected with MCAP1 (bit 6 in TC1CR).


- Note 1: Be sure to read the captured value from TC1DRB before the next trigger edge is detected. If fail to read it, it becomes undefined. It is recommended that a 16-bit access instruction be used to read from TC1DRB.
- Note 2: If either the falling or rising edge is used in capturing values, the counter stops at "1" after a value has been captured until the next edge is detected. So, the value captured next will become "1" larger than the value captured right after capturing starts.

Example: Duty measurement (resolution $fc/2^7$ [Hz] DV1CK = 0)

	CLR	(INTTC1SW). 0	;	INTTC1 service switch initial setting: Clears Bit 0 of INTTC1SW. This bit is inverted by CPL instruction before INTTC1 is generated.
	LD DI	(TC1CR), 00000110B	;	Sets the TC1 mode and source clock
	SET EI	(EIRL). 4	;	Enables INTTC1
	LD : :	(TC1CR), 00100110B	;	Starts TC1 with an external trigger at MCAP1 = 0
PINTTC1:	ĊPL JRS	(INTTC1SW). 0 F, SINTTC1	;	Complements INTTC1 service switch
	LD	WA, (TC1DRBL)	;	Reads TC1DRB ("H" level pulse width) Lower address in TC1DRBL: TC1DRB
	LD RETI	(HPULSE), WA		
SINTTC1:	LD LD :	WA, (TC1DRBL) (WIDTH), WA	;	Reads TC1DRB (Period)
	RETI		;	Duty calculation
VINTTC1:	DW	PINTTC1	;	Sets INTTC1
		WIDTH		







2.6 16-Bit Timer/Counter 2 (TC2A)






Figure 2.6.1 Timer/Counter 2 (TC2)

2.6.2 Control

The timer/counter 2 is controlled by a timer/counter 2 control register (TC2CR) and a 16-bit timer register 2 (TC2DR). Reset does not affect TC2DR.

1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		тс	2DRH	(0001	7H)	1				ТС	2DRL (00016H	1)				
										R	ead/Wi	rite					
7	6	5 TC2S	4	3 TC2Cł	2	1	0 TC2M			(Initia	al value	: **00	00*0)				
TC2 operating	g mode se	elect	-			unter m	ode										
							NC	RMAL	1/2, IDI	_E1/2 m	node						
				\searrow								-					
			00	0													
			00	1													
TC2				-	fc/2 ⁸										Writ		
source clock select [Hz]				fc/2 ³									on				
		-	-	Reserved													
			-														
				-													
T 00																	
-	trol				and cour	nter clea	ar										
Note 1:	fc: High-	frequen	cy clock	k [Hz],	*: Don't	care											
Note 2:	Writing 1	to the lo	wer by	te of ti	mer rea	ister 2	(TC2D	RL), the	e comp	arison i	is inhib	ited un	til the u	Ipper	byte		
		,			0				, ,	·	0		, ,				
Note 3:		, ,	0		k when	the TC2	2 stops	(TC2S	= 0).								
Note 5:			only re	egister	s and m	ust not	be use	d with a	any of t	ne read-	-modifv	-write ir	nstructio	ons.			
			-	Ŭ							-				de is		
	TC2 operating TC2 source cl TC2 source cl TC2 start con Note 1: Note 2: Note 3: Note 3: Note 3: Note 3: Note 5:	TC2 operating mode set TC2 source clock select TC2 source clock select TC2 start control Note 1: fc: High- Note 2: Writing to (TC2DR execution Note 3: Set the for Note 4: Values to TC2DR Note 5: TC2CR	7 6 5 TC2 TC2S TC2 TC2S TC2 TC2 operating mode select TC2 source clock select [Hz] TC2 start control Note 1: fc: High-frequence Note 2: Writing to the lo (TC2DRH) is we execution cycle) Note 3: Set the mode and Note 4: Values to be loaar TC2DR > 1 Note 5: TC2CR are write	7 6 5 4 TC2DRH TC2S 0:1 TC2 0:1 1:1 operating mode select 1:1 00 TC2 01 00 TC2 01 10 source clock select [Hz] 01 10 10 11 11 TC2 0: source clock select [Hz] 01 10 10 11 11 TC2 0: start control 1: Note 1: fc: High-frequency clock Note 2: Writing to the lower by (TC2DRH) is written. // execution cycle) is igno Note 3: Set the mode and source Note 4: Values to be loaded to the trace TC2DR > 1 Note 5: TC2CR are write-only reference	TÇ2DRH (0001 TÇ2DRH (0001 TC2 TC2CH TC2 TC2CH TC2 0: Timer/e 1: Window 000 000 001 TC2 010 source clock select [Hz] 011 100 101 110 110 111 100 111 100 111 100 101 110 110 111 100 101 110 111 100 101 110 111 100 111 100 101 110 110 111 100 111 100 111 100 111 100 111 100 111 100 111 100 111 100 111 100 111 11 <	7 6 5 4 3 2 TC2 TC2S TC2CK TC2 0: Timer/event co operating mode select 1: Window mode TC2 000 000 001 TC2 010 source clock select [Hz] 011 100 101 110 110 111 100 111 100 111 100 111 100 111 110 111 110 111 111 111 110 111 110 111 110 111 110 111 110 111 110 111 110 111 111 111 111 111 111 111 111 111 111 111 111 111 111 111 111 111 111	7 6 5 4 3 2 1 TC2 TC2S TC2CK TC2CK 1 TC2 0: Timer/event counter m 1: Window mode TC2 0: 000 fc: source clock select [Hz] 011 fc: 100 Res 101 Res 110 111 10 111 TC2 0: Stop and counter cleater 1: Start Note 1: fc: High-frequency clock [Hz], *: Don't care Note 2: Writing to the lower byte of timer register 2 (TC2DRH) is written. After writing to the u execution cycle) is ignored. Note 3: Set the mode and source clock when the TC2 Note 3: Set the mode and source clock when the TC2 Note 4: Values to be loaded to timer register must sat TC2DR > 1 Note 5: TC2CR are write-only registers and must not TC2CR	TC2DRH (00017H) TC2 TC2S TC2CK TC2M TC2 O: Timer/event counter mode TC2M Operating mode select O: Timer/event counter mode NC DV1CK = 0 OUTCK = 0 OUTCK = 0 O00 fc/2 ²³ OUTCK = 0 O01 fc/2 ²³ OUTCK = 0 O01 fc/2 ²³ OUTCK = 0 O00 fc/2 ²³ OUTCK = 0 O01 fc/2 ²³ OUTCK = 0 O01 fc/2 ²³ OUTCK = 0 O00 fc/2 ²³ OUTCK = 0 O01 fc/2 ²³ OUTCK = 0 O01 fc/2 ²³ OUTCK = 0 O01 fc/2 ²³ OUTCK = 0 O11 fc/2 ⁸ OUTCK = 0 Interview OUTCK = 0 OUTCK = 0 O11 fc/2 ⁸ OUTCK = 0 Interview OUTCK = 0 OUTCK = 0 Interview OUTCK = 0 OUTCK = 0 Interview OUTCK = 0 OUTCK = 0 Interview Interview Interview Interview Interview	TC2DRH (00017H) 1 TC2 TC2S TC2CK TC2 0: Timer/event counter mode operating mode select 0: Timer/event counter mode TC2 0: Timer/event counter mode 000 fc/2 ²³ 001 fc/2 ²³ 001 fc/2 ¹³ TC2 010 source clock select [Hz] 011 110 fc/2 ³ 100 Reserved 111 External cl TC2 0: Stop and counter clear start control 1: Start Note 1: fc: High-frequency clock [Hz], *: Don't care Note 2: Writing to the lower byte of timer register 2 (TC2DRL), the (TC2DRH) is written. After writing to the upper byte, an execution cycle) is ignored. Note 3: Set the mode and source clock when the TC2 stops (TC2S) Note 4: Values to be loaded to timer register must satisfy the followin TC2DR > 1 Note 5: TC2CR are write-only registers and must not be used with a stop of the stop	TC2 TC2DRH (00017H) TC2 TC2S operating mode select 0: Timer/event counter mode TC2 0: Timer/event counter mode 1: Window mode NORMAL1/2, IDI DV1CK = 0 000 000 fc/2 ²³ 001 fc/2 ¹³ TC2 010 source clock select [Hz] 011 100 Reserved 111 External clock (TO 102 0: Stop and counter clear 111 External clock (TO 112 Start Note 1: fc:	TC2DRH (00017H) TC2 TC2 TC2S TC2CK TC2 TC2S TC2CK operating mode select 0: Timer/event counter mode 1: Window mode NORMAL1/2, IDLE1/2 m DV1CK = 0 000 000 fc/2 ²³ 001 fc/2 ⁸ 001 fc/2 ⁸ 010 fc/2 ⁸ 011 fc/2 ⁸ 100 Reserved 111 External clock (TC2 pin in TC2 0: Stop and counter clear 111 External clock (TC2 pin in TC2 0: Stop and counter clear 12 100 Reserved 111 External clock (TC2 pin in TC2 0: Stop and counter clear start control 11 TC2 0: Stop and counter clear tart 1: Start Note 1: fc: High-frequency clock [Hz], *: Don't care Note 2: Writing to the lower byte of timer register 2 (TC2DRL), the comparison (TC2DRH) is written. After writing to the upper byte, any match durin execution cycle) is ignored. Note 3: Set	TÇ2DRH (00017H) TC2DRL (Read/Wi	TC2DRH (00017H) TC2DRL (00016H) Read/Write T 6 5 4 3 2 1 0 TC2 TC2S TC2CK TC2M (Initial value: **00 TC2 0: Timer/event counter mode 1 0 0 0 1 1 1 0 Operating mode select 0: Timer/event counter mode NORMAL1/2, IDLE1/2 mode DV1CK = 0 DV1CK = 1 000 fc/2 ²³ fc/2 ²⁴ 0 1 fc/2 ²⁴ 1 0 TC2 010 fc/2 ¹³ fc/2 ²⁴ 1 1 <th1< th=""></th1<>	TÇ2DRH (00017H) TC2DRL (00016H) Read/Write TC2 TC2S TC2CK TC2M TC2 TC2S TC2CK TC2M Operating mode select 0: Timer/event counter mode NORMAL1/2, IDLE1/2 mode TC2 0: Timer/event counter mode DV1CK = 0 DV1CK = 1 000 fc/2 ²³ fc/2 ²⁴ fc/2 ⁴ 001 fc/2 ³ fc/2 ⁴ fc/2 ⁴ 100 Reserved Reserved Reserved 101 Reserved Reserved Reserved 111 External clock (TC2 pin input) TC2 Start TC2 0: Stop and counter clear 1: Start Start Note 1: fc: High-frequency clock [Hz], *: Don't care Note 2: Writing to the lower byte of timer register 2 (TC2DRL), the comparison is inhibited until the u (TC2DRH) is written. After writing to the upper byte, any match during 1 machine cycle (execution cycle) is ignored. Note 3: Set the mode and source clock when the TC2 stops (TC2S = 0). Note 4: Values to be loaded to timer register must satisfy the following condition. TC2DR > 1 Note 5: TC2CR	TÇ2DRH,(00017H) TC2DRL (00016H) Read/Write TC2 TC2S TC2CK TC2DM TC2 TC2S TC2CK TC2DM TC2 O: Timer/event counter mode TC2M (Initial value: **00 00*0) TC2 O: Timer/event counter mode NORMAL1/2, IDLE1/2 mode Dv1CK = 0 DV1CK = 1 OO0 fc/2 ²⁴ O00 fc/2 ¹³ fc/2 ²⁴ fc/2 ²⁴ O11 fc/2 ³ fc/2 ²⁴ fc/2 ⁴ IC2 O11 fc/2 ³ fc/2 ⁴ IC2 O11 fc/2 ³ fc/2 ⁴ IC2 O11 fc/2 ³ fc/2 ⁴ IC2 O11 Reserved Reserved I10 Reserved Reserved Reserved I11 External clock (TC2 pin input) TC2 IC2 O: Stop and counter clear I: Start Note 1: fc: High-frequency clock [Hz], *: Don't care Note 2: Writing to the lower byte of timer register 2 (TC2DRL), the comparison is inhibited until the upper (TC2DRH) is written. After writing to the upper by		

Figure 2.6.2 Timer Register 2 and TC2 Control Register

2.6.3 Function

The timer/counter 2 has three operating modes: timer, event counter and window modes.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of TC2DR are compared with the contents of up-counter. If a match is found, a timer/counter 2 interrupt (INTTC2) is generated, and the counter is cleared. Counting up is resumed after the counter is cleared.

	NORMAL, IDLE mode							
TC2CK	DV1C	CK = 0	DV1CK = 1					
102010	Resolution	Maximum time setting	Resolution	Maximum time setting				
000	524.3 [ms]	9.54 [h]	1.05 [s]	19.1 [h]				
001	512.0 [μs]	33.6 [s]	1.02 [ms]	1.12 [min]				
010	16.0 [μs]	1.05 [s]	32.0 [μs]	2.09 [s]				
011	0.5 [μs]	32.8 [ms]	1.0 [μs]	65.5 [ms]				
100	Reserved	Reserved	Reserved	Reserved				
101	Reserved	Reserved	Reserved	Reserved				

Table 2.6.1 Source Clock (internal clock) for Timer/Counter 2 (at fc = 16.0 MHz)

Example: Sets the source clock $fc/2^4$ [Hz] and generates an interrupt event 25 ms (at fc = 16 MHz, DV1CK = 1)

(at fc =	16 MHz, DV1CK = 1)		
LDW	(TC2DR), 61A8H	;	Sets TC2DR (25 ms \div 2 ⁴ /fc = 61A8H)
DI			
SET	(EIRH).6	;	Enable INTTC2 interrupt
EI			
LD	(TC2CR), 00001100B	;	Selects TC2 source clock
LD	(TC2CR), 00101100B	;	Starts TC2




Figure 2.6.3 Timer Mode Timing Chart

(2) Event counter mode

In this mode, events are counted on the rising edge of the TC2 pin input. The contents of TC2DR are compared with the contents of the up-counter. If a match is found, an INTTC2 interrupt is generated, and the counter is cleared. The minimum pulse width to the TC2 pin is shown in Table 2.6.2. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width. Match detect is executed on the falling edge of the TC2 pin. A match can not be detected and INTTC2 is not generated when the pulse is still in a falling state.

Example: Sets the event counter mode and generates an INTTC2 interrupt 640 counts

later.			
LDW	(TC2DR), 640	;	Sets TC2DR
SET	(EIRH). 6	;	Enables INTTC2 interrupt
EI			
LD	(TC2CR), 00011100B	;	Selects TC2 source clock
LD	(TC2CR), 00111100B	;	Starts TC2
-			

Table 2.6.2 Timer/Counter 2 External Clock Source

	Minimum pulse width [S]				
	NORMAL, IDLE mode				
"H" width	2 ³ /fc				
"L" width	2 ³ /fc				




Figure 2.6.4 Event Counter Mode Timing Chart

(3) Window mode

In this mode, counting up performed on the rising edge of an internal clock during TC2 external pin input (window pulse) is "H" level. The contents of TC2DR are compared with the contents of up-counter. If a match found, an INTTC2 interrupt is generated, and the up-counter is cleared.

The maximum applied frequency (TC2 input) must be considerably slower than the selected internal clock.

Example: Generates an interrupt, inputting "H" level pulse width of 120 ms or more.

(at fc =	16.0 MHz, DV1CK = 1)		
LDW	(TC2DR), 0075H	;	Sets TC2DR (120 ms $\div 2^{14}$ /fc = 0075H)
DI			
SET	(EIRH). 6	;	Enables INTTC2 interrupt
EI			
LD	(TC2CR), 00000101B	;	Selects TC2 source clock
LD	(TC2CR), 00100101B	;	Starts TC2




Figure 2.6.5 Window Mode Timing Chart

2.7 8-Bit Timer/Counter3 (TC3B)

2.7.1 Configuration




Figure 2.7.1 Timer/Counter 3 (TC3)

2.7.2 Control

The timer/counter 3 is controlled by a timer/counter 3 control register (TC3CR) and two 8-bit timer registers (TC3DRA and TC3DRB) and port multiplex control register (PMPXCR).

TC3DRA (0018H) TC3DRB (0019H)	7 6	5 4 3 2 1		· ·	tial value: 1111 1111) al value: 1111 1111)	
TC3CR (001AH)	7 6 ACAP	5 4 3 2 1 2017 TC3S TC3K	0 TC3M	(Initial value: *	0*0 0000)	
	TC3M	TC3 operating mode set	0: Timer/event counter 1: Capture			
			NORMAL, IDLE mode			_
			DV10	CK = 0	DV1CK = 1	_
				/2 ¹³	fc/2 ¹⁴	
				2 ¹²	fc/2 ¹³	
	70001/	тсз		/2 ¹¹	fc/2 ¹²	
	TC3CK	source clock select [Hz]	011 fc/	/2 ¹⁰	fc/2 ¹¹	Write
			100 fc.	/2 ⁹	fc/2 ¹⁰	only
			101 fc.	/2 ⁸	fc/2 ⁹	
			110 fc.	/2 ⁷	fc/2 ⁸	
			111 External clock (TC3 pin input)			
	TC3S	TC3 start control	0: Stop and clear 1: Start			
	ACAP	Auto-capture control	0: – 1: Auto-capture enable			
	Note 1: fc:	High-frequency clock [Hz], *: Dor	i't care			-,,
	Note 2: Se	t the mode and the source clock	when the TC3 stops (TC	C3S = 0).		
		lues to be loaded to timer register		,		
		C3DRA > 0 (in the timer and even	-	U		
		to-capture can be used only in the	,	er mode.		
		fore setting TC3DRA or switching			3S = 0).	
		nen STOP mode is started, time			,	o "O"
		tomatically. Set TC3S to "1" after				
		3CR, TCESCR is a write-only reg		Ū.		tions
					india mouny mito motion	
PMPXCR (0027H)	7 6 "0" CHS	5 4 3 2 1 TC4	0 ES TC3ES	(Initial value: 0	0** **00)	
	TC3ES	TC3 input control	0: Normal 1: Invert			Write only
	Note 8: Alv	ways write "0" to bit 7 in PMPXCR				<u> </u>

Figure 2.7.2 Timer Register 3 and TC3 Control Register


2.7.3 Function

The timer/counter 3 has three operating modes: timer, event counter, and capture mode. When it is used in the capture mode, the noise rejection time of TC3 pin input can be set by remote control receive control register.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of TC3DRA are compared with the contents of up-counter. If a match is found, a timer/counter 3 interrupt (INTTC3) is generated, and the up-counter is cleared. The current contents of up-counter are loaded into TC3DRB by setting ACAP (bit6 in TC3CR) to "1" (Auto-capture function).

The contents of up-counter can be easily confirmed by executing the read instruction (RD instruction) of TC3DRB. Loading the contents of up-counter is not synchronized with counting up. The contents of over flow (FFH) and 00H can not be loaded correctly. It is necessary to consider the count cycle.



	NORMAL, IDLE mode							
тсзск	DV1C	CK = 0	DV1CK = 1					
	Resolution [µs]	Maximum setting time [ms]	Resolution [µs]	Maximum setting time [ms]				
000	512	130.6	1024	261.1				
001	256	65.3	512	130.6				
010	128	32.6	256	65.3				
011	64	16.3	128	32.6				
100	32	8.2	64	16.3				
101	16	4.1	32	8.2				
110	8	2.0	16	4.1				

Table 2.7.1 Source Clock (internal clock) for Timer/Counter 3 (Example: at fc = 16.0 MHz)




Figure 2.7.3 Timer Mode Timing Chart

(2) Event counter mode

In this mode, the TC3 pin input pulses are used for counting up Either the rising on falling edge can be selected with TC3ES (bit 0 in PMPXCR). The contents of TC3DRA are compared with the contents of the up-counter. If a match is found, an INTTC3 interrupt is generated and the counter is cleared. Match detect is executed on the falling edge of the TC3 pin. A match can not be detected, and INTTC3 is not generated when the pulse is still in a falling state.

The maximum applied frequency is shown in Table 2.7.2. Two or more machine cycles are required for both the high and low levels of the pulse width.

The current contents of up-counter are loaded into TC3DRB by setting ACAP (bit 6 in TC3CR) to "1" (Auto-capture function).

The contents of up-counter can be easily confirmed by executing the read instruction (RD instruction) of TC3DRB. Loading the contents of up-counter is not synchronized with counting up. The contents of over flow (FFH) and 00H can not be loaded correctly. It is necessary to consider the count cycle.

Example: Generates an interrupt every 0.5 s, inputting 50 Hz pulses to the TC3 pin.

LD	(TC3CR), 00001110B	;	Sets TC3 mode and source clock
LD	(TC3DRA), 19H	;	$0.5 \text{ s} \div 1/50 = 25 = 19 \text{H}$
LD	(TC3CR), 00011100B	;	Starts TC3

Table 2.7.2 Source Clock (External Clock) for Timer/Counter

	Minimum applied frequency [Hz]
	NORMAL, IDLE Mode
"H" width	2 ² /fc
"L" width	2 ² /fc




Figure 2.7.4 Event Counter Mode Timing Chart

(3) Capture mode

In this mode, the pulse width, period and duty of the TC3 pin input are measured in this mode, which can be used in decoding the remote control signals or distinguishing AC 50/60 Hz, etc. The TC3 pin input can have its polarity changed between normal and inverse by using the TC3ES Register.

a. If TC3ES = "0" (non-inverting input)

Once command operation has started, the counter free-runs on an internal source clock.

When the falling edge of the TC3 pin input is detected, the counter value is loaded into TC3DRB. When the rising edge is detected, the counter value is loaded into TC3DRA, and the counter is cleared, generating an INTTC3 interrupt.

If the rising edge is detected right after command operation has started, no capture to TC3DRB and an INTTC3 interrupt occurs only on capture to TC3DRA. If a read instruction is executed for TC3DRB, the value that exists at the end of the previous capture (immediately after a reset, "FF") is read.

b. If TC3ES = "1" (inverse input)

Once command operation has started, the counter free-runs on an internal clock.

When the rising edge of the TC3 pin input is detected, the counter value is loaded into TC3DRB. When the falling edge is detected, the counter value is loaded into TC3DRA, and the counter is cleared, generating an INTTC3 interrupt.

If the falling edge is detected right after command operation has started, the counter value is not captured into TC3DRB and an INTTC3 interrupt occurs only on capture to TC3DRA. If a read instruction is executed for TC3DRB, the value that exists at end of the previous capture (immediately after a reset, "FF") is read.

The minimum acceptable input pulse width is equal to the length of one source clock period selected by TC3CR <TC3CK>.

		1 0			
TC3ES	Capture into TC3DRB Capture into TC3DRA INTTC3 in				
"0" (non-inverting input)	Falling edge	Rising edge			
"1" (inverting input)	Rising edge	Falling e	dge		

Table 2.7.3 TC3INV-Based Capture Input Edges

Note: Capture of the TC3 pin input requires at least 1 cycle of the selected source clock.




Figure 2.7.5 Capture Mode Timing Chart

The edge of TC3 pin input is detected in the remote control receive circuit with noize rejection. The remote control receive circuit is controlled by the remote control receive control register (RCCR). The romote control receive status register (RCSR) can monitor the porality selection and noize rejection circuit.




Figure 2.7.6 Remote Control Receiving Circuit


0026H)	RCEN R	POLS RCSCK	RCNC		(Initial value: 0001 111	1)
	RCNC	Noise reject time select $02H \le RCNC \le 1FH$	(Source clock	:) × (RCNC – 1) [s]		Writ
				NORMAL, IDLE mode		
	DODOK	Noise reject circuit		DV1CK = 0	DV1CK = 1	
	RCSCK	Source clock select	0	2 ⁸ /fc	2 ⁹ /fc	R/V
			1	TC3Cł	K Note 2	- R/V
		Remote control signal polarity	0: Positive			
	RPOLS	select	1: Negative			
	DOEN	Remote control receive circuit	0: Disable			Wri
	RCEN	operation control	1: Enable			on
	Note 1:	Set RPOLS and RCSCK when the	timer/counter s	tops (TC3S = 0)		. —
	Note 2:	Source clock of timer/counter 3				
	Note 3: f	c: High-frequency clock [Hz], *: Do	on't care			
		RCCR includes a write-only registe		he used with any of r	ead-modify-write instruction	ne
				be deed man any or r		10.
RCSR				by bowing condition. $02 \le 1$:*)
RCSR 0026H)	RCNF R	POLS RCSCK RCOVF RNCM		• • • • • • • • • • • • • • • • • • •	RCNC ≤ 1F (Initial value: 0000 0**	**)
		POLS RCSCK RCOVF RNCM	<u>.</u>	>wing condition. 02 ≤		
	RCNF R	POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow	1 0: Low level 1: High level			Rea
	RCNF R	POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter	0: Low level 1: High level 0: Signal and		(Initial value: 0000 0**	·*) Rea on
	RCNF R	POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow	0: Low level 1: High level 0: Signal and RCNC	d definition by overwri	(Initial value: 0000 0**	Rea
	RCNF R RNCM RCOVF	POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow	0: Low level 1: High level 0: Signal and RCNC	d definition by overwri	(Initial value: 0000 0**	Rea
	RCNF R	RPOLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow flag	0: Low level 1: High level 0: Signal and RCNC	d definition by overwri	(Initial value: 0000 0** ting the noise reject time L, IDLE mode	- Rea on
	RCNF R RNCM RCOVF	POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow flag Noise reject circuit Noise reject circuit	0: Low level 1: High level 0: Signal and RCNC 1: Overflow	d definition by overwri NORMA	(Initial value: 0000 0** ting the noise reject time L, IDLE mode DV1CK = 1 2 ⁹ /fc	Rea
	RCNF R RNCM RCOVF RCSCK	POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow flag Noise reject circuit Noise reject circuit	1 0: Low level 1: High level 0: Signal and RCNC 1: Overflow 0	d definition by overwri NORMA DV1CK = 0 $2^8/fc$	(Initial value: 0000 0** ting the noise reject time L, IDLE mode DV1CK = 1 2 ⁹ /fc	- Rea on
	RCNF R RNCM RCOVF	POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Image: Control signal monitor after noise reject circuit Overflow flag Noise reject circuit Source clock select	1 0: Low level 1: High level 0: Signal and RCNC 1: Overflow 0 1	d definition by overwri NORMA DV1CK = 0 $2^8/fc$	(Initial value: 0000 0** ting the noise reject time L, IDLE mode DV1CK = 1 2 ⁹ /fc	Rea
	RCNF R RNCM RCOVF RCSCK RPOLS	POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Another after noise rejecter Another after noise reject circuit Overflow flag Noise reject circuit Source clock select Another after another afte	1 0: Low level 1: High level 0: Signal and RCNC 1: Overflow 0 1 0: Positive	d definition by overwri NORMA DV1CK = 0 2 ⁸ /fc TC3C	(Initial value: 0000 0** ting the noise reject time L, IDLE mode DV1CK = 1 2 ⁹ /fc	Rea
	RCNF R RNCM RCOVF RCSCK	POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow flag Noise reject circuit Source clock select Remote control signal polarity select	1 0: Low level 1: High level 0: Signal and RCNC 1: Overflow 0 1 0: Positive 1: Negative	d definition by overwri NORMA DV1CK = 0 2 ⁸ /fc TC3C	(Initial value: 0000 0** ting the noise reject time L, IDLE mode DV1CK = 1 2 ⁹ /fc	Rea on RA RA
	RCNF R RNCM RCOVF RCSCK RPOLS RCNF	POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow flag Noise reject circuit Source clock select Remote control signal polarity select Remote control signal monitor Remote control signal monitor	0: Low level 1: High level 0: Signal and RCNC 1: Overflow 0 1 0: Positive 1: Negative 0: Without no 1: With noise	d definition by overwri NORMA DV1CK = 0 2 ⁸ /fc TC3C	(Initial value: 0000 0** ting the noise reject time L, IDLE mode DV1CK = 1 2 ⁹ /fc	Rea on RA RA
	RCNFRRNCMRCOVFRCSCKRPOLSRCNFNote 1:	POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow flag Noise reject circuit Source clock select Remote control signal polarity select Remote control signal monitor after noise rejecter Remote control signal monitor after noise rejecter	0: Low level 1: High level 0: Signal and RCNC 1: Overflow 0 1 0: Positive 1: Negative 0: Without no 1: With noise	d definition by overwri NORMA DV1CK = 0 2 ⁸ /fc TC3C	(Initial value: 0000 0** ting the noise reject time L, IDLE mode DV1CK = 1 2 ⁹ /fc	Rea on
	RCNF R RNCM RCOVF RCOVF RCSCK RPOLS RCNF Note 1: I Note 2: S	POLS RCSCK RCOVF RNCM Remote control signal monitor after noise rejecter Noise reject circuit Overflow flag Noise reject circuit Source clock select Remote control signal polarity select Remote control signal monitor after noise rejecter	0: Low level 1: High level 0: Signal and RCNC 1: Overflow 0 1 0: Positive 1: Negative 0: Without no 1: With noise ets RCNF and	d definition by overwri NORMA DV1CK = 0 2 ⁸ /fc TC3C	(Initial value: 0000 0** ting the noise reject time L, IDLE mode DV1CK = 1 2 ⁹ /fc K Note 2	Rea R/

Figure 2.7.7 Remote Control Receive Control Register and Remote Control Receive Status Register

Table 2.7.4 Combination between The Polarity and The Edge Selection

RPOLS	TC3 pin input pulse occurrence is shown as a	low.)	asurement
0			
1			

Note: When TC3CK is used in RCSCK, do not select an external clock to the TC3CK.



2.8 8-Bit Timer/Counter 4 (TC4)

2.8.1 Configuration




Figure 2.8.1 Timer/Counter 4 (TC4)

2.8.2 Control

The timer/counter 4 is controlled by a timer/counter 4 control register (TC4CR) and an 8-bit timer register 4 (TC4DR).

TC4DR	7	6	5	4	3	2	1	0		lughug, 1111 1		
(0001BH)	7	6	<u> </u>	4	3		!	0	Write only (Initia		111)	
TC4CR (0001CH)			5	4	-	2	1 	-	Write only (Initia			
			TC4S	1	TC4CK			C4M	Write only (Initia		JUU)	
					00: Ti	mer/ever	nt counter	mode				
TC4S	TC4 st	art control			01: R	eserved						
				-	eserved							
					11: R	eserved				N		
								AL, IDLE				
							1CK = 0		$\frac{\text{DV1CK} = 1}{\text{fs/2}^{12}}$			
					000		c/2 ¹¹			-		
					001		fc/2 ⁷		fs/2 ⁸	-		
TC4CK			select [Hz]]	010		fc/2 ⁵		fs/2 ⁶	-	R/W	
	(Note 4	4)			011		fc/2 ³		fs/2 ⁴	-		
					100		served		Reserved	-		
					101		served		Reserved	-		
					110	Re	served		Reserved	-		
	-				111 External clock (TC4 pin input)							
							nt counter	mode				
TC4M	TC4 op	perating m	ode select		01: Reserved							
					10: Reserved 11: Reserved							
		-	frequency c									
					0			0	condition. $1 \leq TC4$			
	Note 3:					,			0) or while the TC4			
		$1 \rightarrow 1$), o	do not write	to TC4N	1 and TC4	ICK in TO	C4CR. If t	hese regis	sters are selected/o	changed during	these	
		operatior	ns, counting	y up is no	t perform	ed prope	rly.					
	Note 4:	When S	TOP mode	is started	l, timer co	ounter is	stopped a	and cleare	d. Set TC4S to "1'	' after STOP mo	ode is	
		released	for restartin	ng timer o	counter.							
	Note 5:	Undefine	ed values ar	e read fr	om bits 6	and 7 of	TC4CR.					
	Note 6:	Do not c	hange TC4I	DR while	the TC4	is operat	ng.					
PMPXCR (00027H)	7 "0"	6 CHS	5	4	3	2	1 TC4ES	0 (TC3ES)	(Initial value: 00	** **00)		
TC4ES	TC4 e	edge selec	t			ising edg alling edg					Writ only	
1	Note 1	TCACP	TC4DR a					ster and	must not be us	ed with any o	f the	
							, ,	anu		sa with any U		
		reau-mo	dify-write in:	อแนบแบกเ	5 5001 85	JET, CL	IX, EIC.					

Figure 2.8.2 Timer Register 4 and TC4 Control Register

2.8.3 Function

The timer/counter 4 has two operating modes: timer, event counter mode.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of TC4DR are compared with the contents of up-counter. If a match is found, an INTTC4 interrupt is generated and the up-counter is cleared to "0". Counting up resumes after the up-counter is cleared.

Table 0.0.1	Course Cleak	(internel alcol)	for Time or Counter 1	(Evennelevet for 160 MUL)
Table 2.8. I	Source Clock	(internal clock)) for fimer/Counter 4 ((Example: at fc = 16.0 MHz)

ſ		NORMAL, IDLE mode							
	тс4ск	DV1C	CK = 0	DV1CK = 1					
		Resolution [µs]	Maximum setting time [ms]	Resolution [µs]	Maximum setting time [ms]				
ſ	000	128.0	32.6	256.0	65.3				
	001	8.0	2.0	16.0	4.1				
	010	2.0 0.510		4.0	1.0				
	100	0.5	0.128	1.0	0.255				

(2) Event counter mode

In this mode, the TC4 pin input (external clock) pulse is used for counting up. Either the rising or falling edge can be selected with TC4ES (bit 1 PMPXCR). The contents of TC4DR are compared with the contents of the up-counter. If a match is found, an INTTC4 interrupt is generated and the counter is cleared. The maximum applied frequency is shown Table 2.8.2. Two or more machine cycles are required for both the high and low level of the pulse width.

Note: The event counter mode can only be used in NORMAL or IDLE mode.

	Minimum input pulse width [s]
	NORMAL1, IDLE1 mode
"H" width	2 ³ /fc
"L" width	2 ³ /fc

Table 2.8.2 Timer/Counter 4 External Clock Source


2.9 Serial Bus Interface (SBI-ver. D)

The TMP88CS34/CP34 has a 1-channel serial bus interface which employs a clocked-synchronous 8-bit serial bus interface and an I^2C bus (a bus system by Philips). The serial bus interface pins are selectively used as either channel 0 or channel 1.

The serial interface is connected to external devices through P35 (SDA0)/P52 (SDA1) and P34 (SCL0)/P51 (SCL1) in the I²C bus mode; and through P53 ($\overline{SCK1}$), P52 (SO1) and P51 (SI1) in the clocked-synchronous 8-bit SIO mode.

The serial bus interface pins are also used for the P3/P5 port. When used for serial bus interface pins, set the P3/P5 output latches of these pins to "1". When not used as serial bus interface pins, the P3/P5 port is used as a normal I/O port.

- Note 1: When P3 and P5 is used as serial bus interface pins, P35, P34, P51 and P50 should be set as a sink open drain output by clearing PSELCR to "0".
- Note 2: The I²C of TMP88CS34/CP34 can be used only in the Standard mode of I²C. The Fast mode and the High Speed mode can not be used.



2.9.1 Configuration

Figure 2.9.1 Serial Bus Interface (SBI)

2.9.2 Control

The following registers are used for control the serial bus interface and monitor the operation status.

- Serial bus interface control register A (SBICRA)
- Serial bus interface control register B (SBICRB)
- Serial bus interface data buffer register (SBIDBR)
- I²C bus address register (I2CAR)
- Serial bus interface status register A (SBISRA)
- Serial bus interface status register B (SBISRB)
- Serial clock source control register (SCCRB)
- Serial clock control status register (SCSR)

The above registers differ depending on a mode to be used. Refer to Section " $2.9.7 I^2C$ bus mode control" and "2.9.9 Clocked-synchronous 8-bit SIO mode control".

2.9.3 Serial Clock Source Control

A serial bus interface circuit can reduce the power consumption by stopping a serial clock generater.

Serial Cloc	k Source Con	trol Register		
SCCRB (00FF1H)	7 6 SCEN	5 4 3	2 1 0 (Initial value: 0*** ****)	
	SCEN	Serial clock source control	0: Do not generate source clock 1: Generate source clock	Write only
	Note: When S	CRQ and SCEN are "1", SCEN canr	not be cleared to "0". When SCRQ is "0", SCEN is cleared	to "0".
Serial Cloc	k Control Stat	us Register		
SCSR (00FF1H)	7 6 SCRQ	5 4 3	2 1 0 (Initial value: 0*** ****)	
	SCRQ	Serial clock source request	0: No source clock request from serial bus interface 1: Source clock request from serial bus interface	Read only
	SCRQ			
	SCEN	/	/ L	
	Source clock		Clock generation	
		"1" → SCEN Write da "00" to :		

Figure 2.9.2 Serial Clock Source

2.9.4 Channel Select

A serial bus interface circuit can select I/O pin when a serial bus interface is used for $\rm I^2C$ bus mode.




Figure 2.9.3 Channel Select

2.9.5 Software Reset

A serial bus interface circuit has a software reset function, when a serial bus interface circuit is locked by an external noise, etc.

To occur software reset, write "01", "10" into the SWRST (bit 1, 0 in SBICRB). During software reset, the SWRMON (bit 0 in SBISRA) is clear to "0".

2.9.6 The Data Format in The I²C bus Mode

The data format when using the TMP88CS34/CP34 in the I²C bus mode are shown in as below.




Figure 2.9.4 Data Format in I²C Bus Mode

2.9.7 I²C Bus Mode Control

The following registers are used to control the serial bus interface (SBI) and monitor the operation status in the I^2C bus mode.

Serial Bus		Control Register A						
SBICRA	7	6 5 4 3	2	1	0			
(00020H)		BC ACK		SCK		(Initial value:	0000 *000)	
				ACK	K = 0	ACK	K = 1	
			BC	Number of Clock	Bits	Number of Clock	Bits	
			000	8	8	9	8	
	BC	Number of transferred bits	001 010	1 2	1 2	2 3	1 2	Write
			011	3	3	4	3	only
			100 101	4 5	4 5	5 6	4 5	
			110	6	6	7	6	
			111	7	7	8	7	
			ACK	Master		Slave		
			_	Not generat			clock pulse	
	ACK	Acknowledgement mode	0	pulse for an acknowledg		for an acknowledg	iement	R/W
	Non	specification		-	clock pulse			1000
			1	for an		Count a clo an acknowle		
				acknowledg	jement.		eugement.	
				DV1CK = 0		DV1CK		
				400.0 kHz 222.2 kHz)0: 200.0 kHz)1: 111.1 kHz		
		Serial clock selection		117.6 kHz		10: 58.8 kHz		Write
	SCK	(At $fc = 16$ MHz, Output on SCL pin)		60.6 kHz	-	11: 30.3 kHz		only
			100: 101:	30.7 kHz		00: 15.4 kHz 01: 7.7 kHz		0,
			1101.	15.5 kHz 7.8 kHz		01: 7.7 kHz 10: 3.9 kHz		
				Reserved		1 : Reserved	-	
	Note 2: S Note 3: S	:: High-frequency clock [Hz], *: Don't ca et the BC to "000" before switching to 8 BICRA cannot be used with any of reac o not set the SCK frequency to over 10	-bit SI I-modif	y-write instruc		s bit manipula	ition, etc.	
Serial Bus I	nterface I	Data Buffer Register						
SBIDBR	7	6 5 4 3	2	1	0			
(00021H)					(Initia	al value: ****	****) R/W	,
	Note 1: F	or writing transmitted data, start from th	e MSB	(bit 7).	.			
		he data which was written into SBIDBF						
		dependent in SBIDBR. Therefore, SB	IDBR o	cannot be use	ed with any o	of read-modify	y-write instrue	ctions
		uch as bit manipulation, etc. he data which was written into SBIDBR	is clea	ared to "0" wh	en INTSBI is	generated		
		Don't care				gonoratoa.		
I ² C bus Addre	ss Register							
	7	6 5 4 3	2	1	0			
I2CAR (00022H)	SA6	Slave address SA5 SA4 SA3 SA2	SA1	SA0	ALS	(Initial value	: 0000 0000)	
	SA	Slave address selection						
	ALS	5		ldress recogn /e address rec				Write only
	Note 1: 12	CAR is write-only register and canno				lify-write instr	uction such	as bit
		nanipulation, etc.						
		o not set I2CAR to "00H" to avoid the inc		•	•			
		 I2CAR as the Slave Address and cknowledgement incorrectly. 	receive	su vi⊓ in s	siave moue,	the device f	night transm	
	u							

Figure 2.9.5 Serial Bus Interface Control Register A, Serial Bus Interface Data Buffer Register and I^2C Bus Address Register In The I^2C Bus Mode

Serial Bus I	nterface (Contro	l Regist	er B							
SBICRB	7	6	5	4	3	2	1	0	_		
(00023H)	MST	TRX	BB	PIN		SBIM	SWRST1	SWRST0		(Initial value: 0001 000	00)
	MST	Master	r/Slave se	lection		0: Slave					
						1: Master 0: Receiv					-
	TRX	Transn	nitter/Rec	eiver sele	ction	1: Transm					
	BB	Start/S	top gener	ation			•			MST, TRX and PIN are "1 MST, TRX and PIN are "1	
	PIN	Cance	interrupt	service re	quest	0: 1: Cancel	_ interrupt s	ervice rec	quest		Write only
	SBIM		ous interfa	ace opera	ting	00: Port m 01: Clocke 10: I ² C bus 11: Reserv	d synchron mode			utput disable) node	
	SWRST1 SWRST0	Softwa	re reset s	tart bit		Software re	eset starts l	by first wr	iting "	0" and next writing "01".	
						ning that the					
				I ² C bus r	node	or clock syn	chronous	8-bit SIO	mode	after confirming that the	e port is
	Note 3: S		has write-	only regis	ter an	d must not b	e used with	n any of re	ead-mo	odify-write instructions suc	ch as bit
		•	tion, etc.	. (bit 1 0	in CD		itton to "O	1""10" 。	oftwo	e reset (four machine cy	(cloc) ic
		ccurred.		(bit 1, 0		icito) is wi		1, 10,3	onwai		(CIES) 15
	Т	his time	, control tl	he serial b	us inte	erface and n	nonitor the	operation	status	registers except the SBI	M (bit 3,
						PMPXCR)					
						I monitor the and SCSR	•	status reg	gisters	are SBICRA, SBICRB, S	BIDBR,
Serial Bus I											
		6	5	4 A	3	2	1	0			
SBISRA				ACK				SWR]	(Initial value: **** ***	1)
(00020H)				ACK		.		MON	J	(Initial value.	1)
	SWRMON	I Softv	vare reset	monitor		0	software re	eset			Read
						1: – (Initia	al)				only
	Note 1: *:										
Serial Bus I			-		_	_		-			
SBISRB	7 MST	6 TRX	5 BB	4 PIN	3 AL	2	1 AD0	0	1	(Initial value: 0001 000	
(00023H)		1				1	AD0	LRB]		,0)
	MST	Maste monito		election st	atus	0: Slave 1: Master					
		Trans	mitter/Rec	eiver sele	ection	0: Receiv					
	TRX	status	monitor			1: Transn	nitter				
	BB	Bus st	atus mon	itor		0: Bus fre 1: Bus bu					
		Interri	int service	e requests			sy sting interr	upt servic	e		
	PIN		monitor	requeste			ing interru	•		st	Read
	AL		ation lost o	detection		0: –					only
		monito					tion lost de				-
	AAS	Slave monito		natch dete	ection					or "GENERAL CALL" GENERAL CALL"	
	4.5.0			LL" detect	ion		tect "GENE				
	AD0	monito				1: Detect	"GENERA	L CALL"			
	LRB	Last R	Received h	oit monito	. –		ceive bit is				
						1: Last re	ceive bit is	"1"			

Figure 2.9.6 Serial Bus Interface Control Register B and Serial Bus Interface

Status Register A/B in the I²C Bus Mode

- (1) Acknowledgement mode specification
 - a. Acknowledgement mode (ACK = "1")

To set the device as an acknowledgement mode, the ACK (bit4 in SBICRA) should be set to "1". When a serial bus interface circuit is a master mode, an additional clock pulse is generated for an acknowledge signal. In a slave mode, a clock is counted for the acknowledge signal.

In the master transmitter mode, the SDA pin is released in order to receive an acknowledge signal from the receiver during additional clock pulse cycle. In the master receiver mode, the SDA pin is set to low level generation an acknowledge signal during additional clock pulse cycle.

In a slave mode, when a received slave address matches to a slave address which is set to the I2CAR or when a "GENERAL CALL" is received, the SDA pin is set to low level generating an acknowledge signal. After the matching of slave address or the detection of "GENERAL CALL", in the transmitter the SDA pin is released in order to receive an acknowledge signal from the receiver during additional clock pulse cycle. In a receiver, the SDA pin is set to low level generation an acknowledge signal during additional clock pulse cycle after the matching of slave address or the detection of "GENERAL CALL".

The Table 2.9.1 shows the SCL and SDA pins status in acknowledgement mode.

Mode		Pin	Transmitter	Receiver	
		SCL	An additional clock	pulse is generated.	
Master		SDA	Released in order to receive and acknowledge signal.	Set to low level generating an acknowledge signal.	
		SCL	A clock is counted for the	he acknowledge signal.	
Slave	SDA	When slave address matches or a general call is detected	_	Set to low level generating an acknowledge signal.	
		After matching of slave address or general call	Released in order to receive an acknowledge signal.	Set to low level generating an acknowledge signal.	

Table 2.9.1 SCL and SDA Pins Status in Acknowledgement Mode

b. Non-acknowledgement mode (ACK = "0")

To set the device as a non-acknowledgement mode, the ACK should be cleared to "0". In the master mode, a clock pulse for an acknowledge signal is not generated. In the slave mode, a clock for a acknowledge signal is not counted.

(2) Number of transfer bits


The BC (bits 7 to 5 in SBICRA) is used to select a number of bits for next transmitting and receiving data.

Since the BC is cleared to "000" as a start condition, a slave address and direction bit transmissions are always executed in 8 bits. Other than these, the BC retains a specified value.

- (3) Serial clock
 - a. Clock source

The SCK (bits 2 to 0 in SBICRA) is used to select a maximum transfer frequency output from the SCL pin in the master mode.

Four or more machine cycles are required for both high and low levels of pulse width in the external clock which is input from SCL pin.






Figure 2.9.7 Clock Source

b. Clock synchronization

In the I²C bus mode, in order to drive a bus with a wired AND, a master device which pulls down a clock pulse to low will, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse.

The serial bus interface circuit has a clock synchronization function. This function ensures normal transfer even if there are two or more masters on the same bus.

The example explains clock synchronization procedures when two masters simultaneously exist on a bus.




Figure 2.9.8 Clock Synchronization

As Master 1 pulls down the SCL pin to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, Master 2 resets counting a clock pulse in the high level and sets the SCL pin to the low level.

Master 1 finishes counting a clock pulse in the low level at point "b" and sets the SCL pin to the high level. Since Master 2 holds the SCL line of the bus at the low level, Master 1 waits for counting a clock pulse in the high level. After Master 2 sets a clock

pulse to the high level at point "c" and detects the SCL line of the bus at the high level, Master 1 starts counting a clock pulse in the high level. Then, the master, which has finished the counting a clock pulse in the high level, pulls down the SCL pin to the low level.

The clock pulse on the bus is detemined by the master device with the shortest high-level period and the master device with the longest low-level period from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When the serial bus interface circuit is used with an addressing format to recognize the slave address, clear the ALS (bit 0 in I2CAR) to "0", and set the SA (bits 7 to 1 in I2CAR) to the slave address.

When the serial bus interfac circuit is used with a free data format not to recognize the slave address, set the ALS to "1". With a free data format, the slave address and the direction bit are not recognized, and they are processed as data from immediately after start condition.

(5) Master/slave selection

To set a master device, the MST (bit 7 in SBICRB) should be set to "1". To set a slave device, the MST should be cleared to "0".

When a stop condition on the bus or an arbitration lost is detected, the MST is cleared to "0" by the hardware.

(6) Transmitter/receiver selection

To set the device as a transmitter, the TRX (bit 6 in SBICRB) should be set to "1". To set the device as a receiver, the TRX should be cleared to "0". When data with an addressing format is transferred in the slave mode, the TRX is set to "1" by a hardware if the direction bit (\mathbb{R}/\overline{W}) sent from the master device is "1", and is cleared to "0" by a hardware if the bit is "0. In the master mode, after an acknowledge signal is returned from the slave device, the TRX is cleared to "0" by a hardware if a transmitted direction bit is "1", and is set to "1" by a hardware if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

When a stop condition on the bus or an arbitration lost is detected, the TRX is cleared to "0" by the hardware. The following table show TRX changing conditions in each mode and TRX value after changing.

Mode	Direction Bit	Conditions	TRX after Changing
Slave	"0"	A received slave address is the	"0"
mode	"1"	same value set to I2CAR	"1"
Master	"0"	ACK signal is returned	"1"
mode	"1"	ACK signal is returned	"0"

When a serial bus interface circuit operates in the free data format, a slave address and a direction bit are not recognized. They are handled as data just after generating a start condition. The TRX is not changed by a hardware.

(7) Start/Stop condition generation

When the BB (bit 5 in SBICRB) is "0", a slave address and a direction bit which are set to the SBIDBR are output on a bus after generating a start condition by writing "1" to the MST, TRX, BB and PIN. It is necessary to set transmitted data to the SBIDBR and set "1" to ACK beforehand.





Figure 2.9.9 Start Condition Generation and Slave Address Generation

When the BB is "1", sequence of generating a stop condition is started by writeng "1" to the MST, TRX and PIN, and "0" to the BB. Do not modify the contents of MST, TRX, BB and PIN until a stop condition is generated on a bus.





When a stop condition is generated and the SCL line on a bus is pulled-down to low level by another device, a stop condition is generated after releasing the SCL line.

The bus condition can be indicated by reading the contents of the BB (bit 5 in SBISRB). The BB is set to "1" when a start condition on a bus is detected and is cleared to "0" when a stop condition is detected.

(8) Interrupt service request and cancel

When a serial bus interface circuit is in the master mode and transferring a number of clocks set by the BC and the ACK is complete, a serial bus interface interrupt request (INTSBI) is generated.

In the slave mode, the conditions of generating INTSBI are follows:

- At the end of acknowledge signal when the received slave address matches to the value set by the I2CAR
- At the end of acknowledge signal when a "GENERAL CALL" is received
- At the end of transferring or receiving after matching of slave address or receiving of "GENRAL CALL"

When a serial bus interface interrupt request occurs, the PIN (bit 4 in SBISR) is cleared to "0". During the time that the PIN is "0", the SCL pin is pulled-down to low level.

Either writing data to SBIDBR or reading data from the SBIDBR sets the PIN to "1".

The time from the PIN being set to "1" until the SCL pin is released takes t_{LOW} .

Although the PIN (bit 4 in SBICRB) can be set to "1" by the program, the PIN can not be cleared to "0" by the program.

Note: If the arbitration lost occurs, when the slave address does not match, the PIN is not cleared to "0" even thought INTSBI is generated.

(9) Serial bus interface operating mode selection

The SBIM (bit 3 and 2 in SBICRB) is used to specify a serial bus interface operation mode.

Set the SBIM to "10" in order to change a operation mode to I^2C bus mode. Before changing operation mode, confirm serial bus interface pins in a high level. And switch a mode to port after confirming that a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on a bus in the I^2C bus mode, a bus arbitration procedure is implemented in order to guarantee the contents of transferred data.

Data on the SDA line is used for bus arbitration of the $I^{2}C$ bus.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on a bus. Master 1 and Master 2 output the same data until point "a". After Master 1 outputs "1" and Master 2, "0", the SDA line of a bus is wired AND and the SDA line is pulled-down to the low level by Master 2. When the SCL line of a bus is pulled-up at point "b", the slave device reads data on the SDA line, that is data in Master 2.

Data transmitted from Master 1 becomes invalid. The state in Master 1 is called "arbitration lost". A master device which loses arbitration releases the SDA pin and the SCL pin in order not to effect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 2.9.11 Arbitration Lost

The serial bus interface circuit compares levels of a SDA line of a bus with its those SDA pin at the rising edge of the SCL line. If the levels are unmatched, arbitration is lost and the AL (bit 3 in SBISRB) is set to "1".

When the AL is set to "1", the MST and TRX are cleared to "0" and the mode is switched to a slave receiver mode.

The AL is cleared to "0" by writing or reading data to or from the SBIDBR or writing data to the SBICRB.

Master	SCL pin			
A	SDA pin	D7A X D6A X D5A X D4A X D3A X D2A X D1A X D0A /		
Master	SCL pin	$1 2 3 4 7 6 7 7 7 8 7 9 7$ $\longrightarrow \text{Stop clock output}$	_′	
В	SDA pin	D7B D6B Releasing SDA pin and SCL pin to high level as lo	sing a	bitration.
	AL		1	
	MST	ť)	(<u>\</u>
	TRX	¥		
	Accessed	l to or SBICRB		ή
	INTSBI		<u></u>	

Figure 2.9.12 Example of when a Serial Bus Interface Circuit is a Master B

(11) Slave address match detection monitor

In the slave mode, the AAS (bit 2 in SBISR) is set to "1" when the received data is "GENERAL CALL" or the received data matches the slave address setting by I2CAR with an address recognition mode (ALS = 0).

When a serial bus interface circuit operates in the free data format (ALS = 1), the AAS is set to "1" after receiving the first 1-word of data.

The AAS is cleared to "0" by writing data to the SBIDBR or reading data from the SBIDBR.

(12) GENERAL CALL detection monitor

The AD0 (bit 1 in SBISR) is set to "1" when all 8-bit received data is "0" immediately after a start condition in a slave mode. The AD0 is cleared to "0" when a start or stop condition is detected on a bus.

(13) Last received bit monitor

The SDA value stored at the rising edge of the SCL is set to the LRB (bit0 in SBISRB). In the acknowledge mode, immediately after an INTSBI interrupt request is generated, an acknowledge signal is read by reading the contents of the LRB.

2.9.8 Data Transfer of I²C Bus

(1) Device initialization

For initialization of device, set the ACK in SBICRA to "1" and the BC to "000". Specify the data length to 8 bits to count clocks for an acknowledge signal. Set a transfer frequency to the SCK in SBICRA.

Next, set the slave address to the SA in I2CAR and clear the ALS to "0" to set an addressing format.

After confirming that the serial bus interface pin is high-level, for specifying the default setting to a slave receiver mode, clear "0" to the MST, TRX and BB in SBICRB, set "1" to the PIN, "10" to the SBIM, and "00" to bits SWRST1 and SWRST0.

- Note: The initialization of a serial bus interface circuit must be complete within the time from all devices which are connected to a bus have initialized to and device does not generate a start condition. If not, the data can not be received correctly because the other device starts transferring before an end of the initialization of a serial bus interface circuit.
- (2) Start condition and slave address generation

Confirm a bus free status (when BB = 0).

Set the ACK to "1" and specify a slave address and a direction bit to be transmitted to the SBIDBR.

By writing "1" to the MST, TRX, BB and PIN, the start condition is generated on a bus and then, the slave address and the direction bit which are set to the SBIDBR are output. An INTSBI interrupt request occurs at the 9th falling edge of a SCL clock cycle, and the PIN is cleared to "0". The SCL pin is pulled-down to the low level while the PIN is "0". When an interrupt request occurs the TRX changes by the hardware according to the direction bits only when an acknowledge signal is returned from the slave device.

- Note 1: Do not write a slave address to be output to the SBIDBR while data is transferred. If data is written to the SBIDBR, data to been outputting may be destroyed.
- Note 2: The bus free must be confirmed by software within 98.0 μ s (the shortest transmitting time according to the l²C bus standard) after setting of the slave address to be output. Only when the bus free is confirmed, set "1" to the MST, TRX, BB, and PIN doesn't finish within 98.0 μ s, the other masters may start the transferring and the slave address data written in SBIDBR may be broken.




Figure 2.9.13 Start Condition Generation and Slave Address Transfer

(3) 1-word data transfer

Check the MST by the INTSBI interrupt process after an 1-word data transfer is completed, and determine whether the mode is a master or slave.

a. When the MST is "1" (Master mode)

Check the TRX and determine whether the mode is a transmitter or receiver.

1. When the TRX is "1" (Transmitter mode)

Test the LRB. When the LRB is "1", a receiver does not request data. Implement the process to generate a stop condition (described later) and terminate data transfer.

When the LRB is "0", the receiver requests next data. When the next transmitted data is other than 8 bits, set the BC, set the ACK to "1", and write the transmitted data to the SBIDBR. After writing the data, the PIN becomes "1", a serial clock pulse is generated for transferring a next 1-word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, and an INTSBI interrupt request occurs. The PIN become "0" and the SCL pin is set to low level. If the data to be transferred is more than one word in length, repeat the procedure from the LRB test above.




Figure 2.9.14 Example of when BC = "000", ACK = "1"

2. When the TRX is "0" (Receiver mode)

When the next transmitted data is other than of 8 bits, set the BC again. Set the ACK to "1" and read the received data from the SBIDBR (reading data is undefined immediately after a slave address is sent). After the data is read, the PIN becomes "1". A serial bus interface circuit outputs a serial clock pulse to the SCL to transfer next 1-word of data and sets the SDA pin to "0" at the acknowledge signal timing.

An INTSBI interrupt request occurs and the PIN becomes "0". Then a serial bus interface circuit outputs a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from the SBIDBR.






Figure 2.9.15 Example of when BC = "000", ACK = "1"

To make the transmitter terminate transmit, clear the ACK to "0" before reading data which is 1-word before the last data to be received. A serial bus interface circuit does not generate a clock pulse for the acknowledge signal by clearing ACK. In the interrupt routine of end of transmission, when the BC is set to "001" and read the data, PIN is set to "1" and generates a clock pulse for a 1-bit data transfer. In this case, since the master device is a receiver, the SDA line on a bus keeps the high-level. The transmitter receives the high-level signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After 1-bit data is received and an interrupt request has occurred, generates the stop condition to terminate data transfer.





b. When the MST is "0" (Slave mode)

In the slave mode, a serial bus interface circuit operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, the conditions of generating INTSBI are follows:

- When the received slave address matches to the value set by the I2CAR
- When a "GENERAL CALL" is received
- At the end of transferring or receiving after matching of slave address or receiving of "GENERAL CALL"

A serial bus interface circuit changes to a slave mode if arbitration is lost in the master mode. And an INTSBI interrupt request occurs when word data transfer terminates after losing arbitration. The behavior of INTSBI and PIN after losing arbitration are shown in Table 2.9.2.

Table 2.9.2	The Behavior of INTSBI and PIN after Losing Arbitration	
-------------	---	--

	When the arbitration occurs during transmission of slave address as a master	When the arbitration occurs during transmission of data as a master transmit mode
INTSBI	INTSIB is generated at th	e terminatin of word data.
PIN	When the slave address matches the value set by I2CAR, the PIN is cleared to "0" by generating of INTSBI. When the slave address doesn't match the value set by I2CAR, the PIN keeps "1".	PIN keeps "1".

Check the AL (bit 3 in the SBISR), the TRX (bit 6 in the SBISR), the AAS (bit 2 in the SBISR), and the AD0 (bit 1 in the SBISR) and implements processes according to conditions listed in Table 2.9.3.

TRX	AL	AAS	AD0	Conditions	Process
1	1	1	0	A serial bus interface circuit loses arbitration when transmitting a slave address. And receives a slave address of which the value of the direction bit sent from another master is "1".	Set the number of bits in 1 word to the BC and write transmitted data to the SBIDBR.
	0	1	0	In the slave receiver mode, a serial bus interface circuit receives a slave address of which the value of the direction bit sent from the master is "1".	
		0	0	In the slave transmitter mode, 1-word data is transmitted.	Test the LRB. If the LRB is set to "1", set the PIN to "1" since the receiver does not request next data. Then, clear the TRX to "0" release the bus. If the LRB is set to "0", set the number of bits in 1-word to the BC and write transmitted data to the SBIDBR since the receiver requests next data.
0	1	1	1/0	A serial bus interface circuit loses arbitration when transmitting a slave address. And receives a slave address of which the value of the direction bit sent from another master is "0" or receives a "GENERAL CALL".	Read the SBIDBR for setting the PIN to "1" (reading dummy data) or write "1" to the PIN.
		0	0	A serial bus interface circuit loses arbitration when transmitting a slave address or data. And terminates transferring word data.	A serial bus interface circuit is changed to slave mode. To clear AL to "0", read the SBIDBR or write the data to SBIDBR.
	0	1	1/0	In the slave receiver mode, a serial bus interface circuit receives a slave address of which the value of the direction bit sent from the master is "0" or receives "GENERAL CALL".	Read the SBIDBR for setting the PIN to "1" (reading dummy data) or write "1" to the PIN.
		0	1/0	In the slave receiver mode, a serial bus interface circuit terminates receiving of 1-word data.	Set the number of bits in 1-word to the BC and read received data from the SBIDBR.

Note: In the slave mode, if the slave address set in I2CAR is "00000000B", the TRX changes to "1" by receiving the start byte data "00000001B".

(4) Stop condition generation

When the BB is "1", a sequence of generating a stop condition is started by setting "1" to the MST, TRX, and PIN, and clear "0" to the BB. Do not modify the contents of the MST, TRX, BB, PIN until a stop condition is generated on a bus.

When a SCL line on a bus is pulled-down by other devices, a serial bus interface circuit generates a stop condition after they release a SCL line.




Figure 2.9.17 Stop Condition Generation

(5) Restart

Restart is used to change the direction of data transfer between a master device and a slave device during transferring data. The following explains how to restart a serial bus interface circuit.

Clear "0" to the MST, TRX and BB and set "1" to the PIN. The SDA pin retains the high-level and the SCL pin is released. Since a stop condition is not generated on a bus, a bus is assumed to be in a busy state from other devices. Test the BB until it becomes "0" to check that the SCL pin a serial bus interface circuit is released. Test the LRB until it becomes "1" to check that the SCL line on a bus is not pulled-down to the low-level by other devices. After confirming that a bus stays in a free state, generate a start condition with procedure (2).

In order to meet setup time when restarting, take at least 4.7 μ s of waiting time by software from the time of restarting to confirm that a bus is free until the time to generate a start condition.

Note: When restarting after receiving in master receiver mode, because the divice doesn't send an acknowledgement as a last data, the level of SCL line can not be conrirmied by reading LRB. Therefore, confirm the status of SCL line by reading P5PRD register.




Figure 2.9.18 Timing Diagram when Restarting


2.9.9 Clocked-synchronous 8-Bit SIO Mode Control

The following registers are used to control the serial bus interface (SBI) and monitor the operation in the clocked-synchronous 8-bit SIO mode.

		Control Register A			
SBICRA (00020H)	7 SIOS S	6 5 4 3 SIOINH SIOM "0"	2 1 0 SCK	(Initial value: 0000 *00	0)
	SIOS	Indicate transfer start/stop	0: Stop 1: Start		
	SIOINH	Continue/abort transfer	0: Continue transfer 1: Abort transfer (automation	cally cleared after abort)	
	SIOM	Transfer mode select	00: 8-bit transmit mode01: reserved10: 8-bit transmit/receive mode11: 8-bit receive mode	ode	
	SCK	Serial clock selection (At fc = 16 MHz, Output on \overline{SCK} pin)	DV1CK = 0 000: 1000.0 kHz 001: 500.0 kHz 010: 250.0 kHz 011: 125.0 kHz 100: 62.5 kHz 101: 31.2 kHz 110: 15.6 kHz 111: External clock (Input from SCK pin)	DV1CK = 1 000: 500.0 kHz 001: 250.0 kHz 010: 125.0 kHz 011: 62.5 kHz 100: 31.2 kHz 101: 15.6 kHz 110: 7.8 kHz 111: External clock (Input from SCK pin)	Write only
	Note 2: C Note 3: S	:: High-frequency clock [Hz], *: Don lear the SIOS to "0" and set the SIO BICRA is write-only register and c nanipulation, etc.	DINH to "1" when setting the tra		h as bit
Serial Bus SBIDBR (00021H)	7 Note1 : T in	Data Register <u>6</u> <u>5</u> <u>4</u> <u>3</u> <u>6</u> <u>5</u> <u>4</u> <u>3</u> <u>6</u> <u>5</u> <u>4</u> <u>3</u> <u>6</u> <u>5</u> <u>4</u> <u>3</u> <u>6</u> <u>5</u> <u>4</u> <u>3</u> <u>7</u> <u>7</u> <u>7</u> <u>7</u> <u>7</u> <u>7</u> <u>7</u> <u>7</u> <u>7</u> <u>7</u>			
Serial Bus SBICRB (00023H)	7	Control Register B <u>6</u> <u>5</u> <u>4</u> <u>3</u> <u>"0"</u> <u>"0"</u> <u>"1"</u> <u>s</u>	2 1 0 BIM SWRST1 SWRST0	(Initial value: **** 000	0)
	SBIM	Serial bus interface operation mode selection	00: Port mode (serial bus inte 01: SIO mode 10: I ² C bus mode 11: reserved	rface output disable)	Write only
	SWRST1 SWRST0	Software reset start bit	Software reset starts by first w	riting "10" and next writing "01"	
	Note 2: S Note 3: S hi Note 4: S Mote 5: C Note 5: C Note 6: W T 2 C	Don't care witch a mode to port after data tran witch a mode to I ² C bus mode or igh-level. BICRB is a write-only register and nanipulation, etc. lear bit 7 to 5 in SBICRB to "0", and /hen the SWRST (bit 1, 0 in SBICR his time, control the serial bus interf in SBICRB) and the CHS (bit 6 in F control the serial bus interface and r 2CAR, SBISRA, SBISRB, SCCRA,	clock synchronous 8-bit SIO cannot be used with any of rea d set bit 4 to "1". (B) is written to "01", "10", softw face and monitor the operation softw PMPXCR) are reseted. monitor the operation status reg	ad-modify-write instructions suc rare reset is occurred. status registers except the SBIN	h as bit И (bit 3,
		19 Control Register/Data F			

Figure 2.9.19 Control Register/Data Buffer Register/Status Register in SIO Mode (1)

BISRA		6	5	4	3	2	1	0		
00020H)		-			1		1	SWR MON	(Initial value: ***	** ***1)
	: <i>i</i>	;-			· i	.	i	MON	·	
	SWRMON	Softwa	aro roco	t monito	r	0: Duri	ng softwa	are reset		Read
	SWITINOIN	Soltwa	101030		I	1: – (In	itial)			only
	Interface St		•	er B 4	3	2	1	0		
erial Bus BISRB 00023H)		6	5	4	3 SIOF	2 SEF	1 "1"	0 "1"		
BISRB	7	6 '1"	5 "1" transfer	4 "1"	· · · · · · · · · · · · · · · · · · ·	SEF 0: Tran	1 "1" sfer term	"1"		Read
BISRB	7 "1" '	6 1" Serial monito	5 "1" transfer	4 "1"	SIOF	SEF 0: Tran 1: Tran	L ' Isfer term Isfer in p	"1"		Read only



- (1) Serial clock
- a. Clock source

The SCK (bits 2 to 0 in SBICRA) is used to select the following functions.

1. Internal clock

In an internal clock mode, any of seven frequencies can be selected. The serial clock is output to the outside on the $\overline{\text{SCK}}$ pin. The $\overline{\text{SCK}}$ pin becomes a high-level when data transfer starts. When writing (in the transmit mode) or reading (in the receive mode) data cannot follow the serial clock rate, an automatic-wait function is executed to stop the serial clock automatically and hold the next shift operation until reading or writing is complete.





Figure 2.9.21 Automatic Wait Function

2. External (SCK = "111")

An external clock supplied to the $\overline{\text{SCK}}$ pin is used as the serial clock. In order to ensure shift operation, a pulse width of at least 4-machine cycles is required for both high and low levels in the serial clock. The maximum data transfer frequency is 500 KHz (fc = 16.0 MHz).





b. Shift edge

The leading edge is used to transmit data, and the trailing edge is used to receive data.

1. Leading edge

Data is shifted on the leading edge of the serial clock (at a falling edge of the $\overline{\text{SCK}}$ pin input/output).

2. Trailing edge

Data is shifted on the trailing edge of the serial clock (at a rising edge of the \overline{SCK} pin input/output).




Figure 2.9.23 Shift Edge

(2) Transfer mode

The SIOM (bits 5 and 4 in SBICRA) is used to select a transmit, receive, or transmit/receive mode.

a. 8-bit transmit mode

Set a control register to a transmit mode and write transmit data to the SBIDBR.

After the transmit data is written, set the SIOS to "1" to start data transfer. The transmitted data is transferred from the SBIDBR to the shift register and output to the SO pin in synchronous with the serial clock, starting from the least significant bit (LSB). When the transmit data is transferred to the shift register, the SBIDBR becomes empty. The INTSBI (buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When transmit new data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to the SBIDBR before new data is shifted.

The SO pin is "1" from the time transmission starts until the first data bit is sent. When SIOF becomes "0", the shift register is cleared. So, output of an undefined value is not prevented at the start of the next transmission.

The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBIDBR by the interrupt service program. Transmitting data is ended by cleaning the SIOS to "0" by the buffer empty interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set the SIOF (bit 3 in the SBISRB) to be sensed. The SIOF is cleared to "0" when transmitting is complete. When the SIOINH is set, transmitting data stops. The SIOF turns "0".

When the external clock is used, it is also necessary to clear the SIOS to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.




Figure 2.9.24 Transfer Mode

Example: Program to stop transmitting data. (When external clock is used) STEST1: TEST (SBISRB). SEF ; If SEF = 1 then loop F, STEST1 JRS STEST2: TEST (P5).3 ; If $\overline{SCK} = 0$ then loop JRS T. STEST2 LD (SBICRA), 00000111B ; SIOS $\leftarrow 0$ SCK pin SIOF SO pin Bit 7 Bit 6 t_{SODH} = Min 3.5/fc [s] (In normal mode, IDLE mode)

Figure 2.9.25 Transmitted Data Hold Time at End of Transmit

b. 8-bit receive mode

Set a control register to a receive mode and the SIOS to "1" for switching to a receive mode.

Data is received from the SI pin to the shift register in synchronous with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBIDBR. The INTSBI (buffer full) interrupt request is generated to request of reading the received data. The data is read from the SBIDBR by the interrupt service program.

When the external clock is used, since shift operation is synchronized with the clock pulse provided externally, the received data should be read from SBIDBR before next serial clock is input. If the received data is not read, further data to be received is canceled.

When the internal clock is used, the automatic wait function is executed until received data is read from SBIDBR.

The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read.

Received data disappears if this data is not completely read before reception of the next data terminates. In this case, the next data received is read.

Receiving data is ended by clearing the SIOS to "0" by the buffer full interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm if data is surely received by the program, set the SIOF (bit 3 in SBIDBR) to be sensed. The SIOF is cleared to "0" when receiving is complete. After confirming that receiving has ended, the last data is read. When the SIOINH is set, receiving data stops. The SIOF turns "0" (the received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, receiving data is concluded by clearing the SIOS to "0", read the last data, and then switch the mode.




Figure 2.9.26 Receive Mode (Example: Internal clock)

c. 8-bit transmit/receive mode

Set a control register to a transmit/receive mode and write data to the SBIDBR. After the data is written, set the SIOS to "1" to start transmitting/receiving. When transmitting, the data is output from the SO pin on the leading edges in synchronous with the serial clock, starting from the least significant bit (LSB). When receiving, the data is input to the SI pin on the trailing edges of the serial clock. 8-bit data is transferred from the shift register to the SBIDBR, and the INTSBI interrupt request occurs. The interrupt service program reads the received data from the data buffer register and writes data to be transmitted. The SBIDBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.


When the internal clock is used, automatic-wait function is initiated until received data is read and next data is written.


When the external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read and transmitted data is written.

When transmission starts, a value which is the same as the last bit of previously transmitted data is output from the time SIOF is set to "1" until the falling edge of $\overline{\text{SCK}}$ occurs.

Transmitting/receiving data is ended by cleaning the SIOS to "0" by the INTSBI interrupt service program or setting the SIONH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm if data is surely transmitted/received by the program, set the SIOF (bit 3 in SBISRB) to be sensed. The SIOF becomes "0" after transmitting/receiving is complete. When the SIONH is set, transmitting/receiving data stops. The SIOF turns "0".

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, conclude transmitting/receiving data by clearing the SIOS to "0", read the last data, and then switch the transfer mode.








Figure 2.9.28 Transmitted Data Hold Time at End of Transmit/Receive

2.10 Remote Control Signal Preprocessor/External Interrupt 3 Input Pin

The remote control signal waveform can be determined by inputting the remote control signal waveform from which the carrier wave was eliminated by the receive circuit to P30 (INT3/RXIN) pin. When the remote control signal preprocessor/external interrupt 3 pin is also used as the P30 port, set the P30 port output latch to "1". When it is not used as the remote control signal preprocessor/external interrupt 3 input pin, it can be used for normal port.

2.10.1 Configuration




Figure 2.10.1 Remote Control Signal Preprocessor

2.10.2 Remote Control Signal Preprocessor Control

When the remote control signal preprocessor is used, operating states are controlled and monitored by the following registers. Interrupt requests also use the remote control signal preprocessor/external interrupt 3 input pin.

Remote control receive control register 1 (RXCR1)

Remote control receive control register 2 (RXCR2)

Remote control receive counter register (RXCTR)

Remote control receive data buffer register (RXDBR)

Remote control receive status register (RXSR)

When this pin is used for the external interrupt 3 input, set EINT in RXCR1 to other than "11".

Remote cor RXCR1	ntrol recei	ve control register 1 6 5 4 3	2 1 0	
(00FE8H)	, RCCI		2 1 0 RNC (Initial value: 0000 000	0)
	RCCK	8-bit up-counter source clock select	00: fc/2 ⁶ (Hz) 01: fc/2 ⁸ 10: fc/2 ¹⁰ 11: fc/2 ¹²	
	RPOLS	Remote control signal polarity select	0: Positive 1: Negative	
	EINT	Interrupt source select	 00: Rising edge 01: Falling edge (at RPOLS = 0) 10: Rising/Falling edge 11: 8-bit receive end 	R/W
	RNC	Noise canceler noise eliminating time select	001: $2^{2}/fc \times 7 - 1/fc$ (s) 010: $2^{5}/fc \times 7 - 1/fc$ 011: $2^{6}/fc \times 7 - 1/fc$ 100: $2^{7}/fc \times 7 - 1/fc$ 101: $2^{8}/fc \times 7 - 1/fc$ 110: $2^{10}/fc \times 7 - 1/fc$ 111: $2^{11}/fc \times 7 - 1/fc$ 000: Noise canceler disable	
Remote cor	Note 2: A	: High-frequency clock [Hz] fter reset, RPOLS do not change th dge and measurement data, use E ve control register 2 6 5 4 3	ne set value in the receiving remote control signal. For setting i INT and RMM. 2 1 0	nterrupt
(00FE9H)		CREGA CREGA CRES	Z I O RMCEN RMM (Initial value: 0000 000)	0)
	CREGA	Setting of detect time for match with 8-bit up-counter upper 4 bits		
	RCS	8-bit up-counter start control	0: Stop and counter clear 1: Start	R/W
	RMCEN	Remote control signal preprocesser Enable/Disable	0: Disable 1: Enable	
	RMM	Measurement mode select (invalid when EINT = "10")	00: 01: Refer to Table 2.10.1 10: 11:	
	Note 2: W	:: High-frequency clock [Hz] /hen an interrupt source is set f eparately. et CREGA (0H to FH) before EINT	for rising/falling edge, low and high widths are forcibly me	easured

Figure 2.10.2 Remote Control Receive Control Register 1, 2

Remote co	ntrol recei	ve counter reg	gister						
RXCTR	7	6 5	4	3	2	1	0	Read Only	
(00FEAH)	1	1			1 1		1	(Initial value: 0000 0000)
Remote col RXDBR (00FEBH)	ntrol recei 7	ve data buffer 6 5	register 4	3	2	1	0	Read Only (Initial value: 0000 0000)
Remote cor	ntrol recei	ve status regi	ster						
RXSR	7	6 5	4	3	2	1	0	Read Only	
(00FECH)	I	RBÇTM			OVFF	SRM	RNCM	(Initial value: 0000 *000)
	RBCTM	Receive bit cour monitor	nter value						
	OVFF	8-bit up-counter	overflow fla	ag	0: No ov 1: Overf	/erflow low			Read
	SRM	Data buffer regis monitor	ster input				•	unter < CREGA unter ≥ CREGA	only
	RNCM	Remote control after passing the canceler	•						
	Note 1: *:	Don't care							

Figure 2.10.3 Remote Control Receive Counter Register, Data Buffer Register, Status Register

			I Interrupt Source and Mea	
RPOLS	EINT	RMM	Interrupt source	Measurement mode
	00	00 10		
		11		
		01		
0	01	10		
		11		
	10	-		
	11	00	Receive end	
		10		$\rightarrow $
		00		
	00	10		
		11		
		01		
1	01	10		
		11		
	10	_		
	11	00	Receive end	
		10		\longrightarrow

Table 2.10.1 Combination of Interrupt Source and Measurement Mode

2.10.3 Noise Elimination Time Setting

The remote control receive circuit has a noise canceler. By setting RNC in RXCR1, input signals shorter than the fixed time can be eliminated as noise.

	Table 2.10.2 P	Noise Elimination Time S	etting ($IC = I6 WHZ$)	
RNC	Minimur	n signal pulse width	Maximum nois	e width to be eliminated
000		-		_
001	(2 ⁵ + 5)/fc	(2.31 μs)	$(2^2 \times 7 - 1)/fc$	(1.69 μs)
010	(2 ⁸ + 5)/fc	(16.31 μs)	$(2^5 \times 7 - 1)/fc$	(13.88 μs)
011	(2 ⁹ + 5)/fc	(32.31 μs)	$(2^{6} \times 7 - 1)/fc$	(27.88 μs)
100	(2 ¹⁰ + 5)/fc	(64.31 μs)	(2 ⁷ × 7 – 1)/fc	(55.88 μs)
101	(2 ¹¹ + 5)/fc	(128.3 μs)	(2 ⁸ × 7 – 1)/fc	(111.9 μs)
110	(2 ¹³ + 5)/fc	(512.3 μs)	$(2^{10} \times 7 - 1)/fc$	(447.9 μs)
111	(2 ¹⁴ + 5)/fc	(1.024 ms)	$(2^{11} \times 7 - 1)/fc$	(895.9 μs)

Table 2.10.2 Noise Elimination Time Setting (fc = 16 MHz)

2.10.4 Operation

(1) Interrupts at rising, falling, or rising/falling edge, and measurement modes

First set EINT and RMM. Next, set RCS to "1"; the 8-bit up-counter is counted up by the internal clock. After measurement, the 8-bit up-counter value is saved in RXCTR. Then, the 8-bit up-counter is cleared, an INT3 request is generated, and the 8-bit up-counter resumes counting.

If the 8-bit up-counter overflows (FFH) before measurement is completed, an INT3 request is generated and the overflow flag (OVFF) is set to "1". Then, the 8-bit up-counter is cleared. An overflow can be detected by reading OVFF by the interrupt processing. To restart the 8-bit up-counter, set RCS to "1".

Setting RCS to "1" zero-clears OVFF.




Figure 2.10.4 Rising Edge Interrupt Timing Chart (RPOLS = 0)




Figure 2.10.5 Falling Edge Interrupt Timing Chart (RPOLS = 0)




Figure 2.10.6 Rising/Falling Edge Interrupt Timing Chart

(2) 8-bit receive end interrupts and measurement modes

By determining one-cycle remote control signal as one-bit data set to "0" or one-pulse width remote control signal as one-bit data set to "1", an INT3 request is generated after 8-bit data is received. When "0" is determined, this means the upper four bits in the 8-bit up-counter have not reached the CREGA value. When "1" is determined, this means the upper four bits in the 8-bit up-counter have reached or exceeded the CREGA value. The 8-bit up-counter value is saved in RXCTR after one bit is determined. The determined data is saved, bit by bit, in RXDBR at the rising edge of the remote control signal (when RPOLS = 1, falling edge). The number of bits saved in RXDBR is counted by the receive bit counter and saved in RBCTM. RBCTM is set to "0001B" at the rising edge of the input (when RPOLS = 1, falling edge) after the INT3 request is generated.




Figure 2.10.7 Overflow Interrupt Timing Chart




Figure 2.10.8 8-Bit Receive End Interrupt Timing Chart (RPOLS = 0)

Count clock (RCCK)	Resolution [µs]	Maximum setting time [ms]
00	4	1.024
01	16	4.096
10	64	16.38
11	256	65.53

Table 2.10.3 Count Clock for Remote Control Preprocessor Circuit (at fc = 16 MHz)


2.11 8-Bit AD Converter (ADC)

The TMP88CS34/CP34 has a 8-bit successive approximation type AD converter.

Figure 2.11.1 shows the circuit configuration of the AD converter.

The AD converter includes control registers ADCCRA and ADCCRB, conversion result registers ADCDR1 and ADCDR2, a DA converter, a sample hold circuit, a comparator, and sequential transducer circuit.

To use P5 and P6 as analog inputs, clear the output latch for P5 and P6 to "0". Also, clear the input/output control registers (P5CR1 and P6CR) to "0". P63 to P61 output "0" after a reset. When these dual-function pins are used as ports, be sure to set ORP6S2 to "1".



2.11.1 Configuration

Figure 2.11.1 AD Converter (ADC)

2.11.2 Control Register

The following register are used foe AD converter.

- AD converter control register 1 (ADCCRA)
- AD converter control register 2 (ADCCRB)
- AD conversion result register (ADCDR1/ADCDR2)
- (1) AD converter control register 1 (ADCCRA)

ADCCRA control AD conversion start, AD operation mode select, analog input control and analog input channel select.

(2) AD converter control register 2 (ADCCRB)

ADCCRB control AD conversion time select.

(3) AD conversion result register (ADCDR1)

AD conversion result is stored after end of conversion.

(4) AD conversion result register (ADCDR2)

For monitoring status of conversion.

Figure 2.11.2 and Figure 2.11.3 show AD converter control register.

AD Converter	-	-		•	0						
ADCCRA (0000EH)	7 ADRS	6 5 AMD	4 AINDS	3 "0" T		1 0 JN	()	nitial value:	0001 0000	0	
(0000EII)	ADIG	AND	AINDO	····↓	OF		("	illiai value.	0001 0000	·)	
					DRS bit is aut			°,			
	ADRS	AD conversion	start	0	During AD conversion, setting ADRS to "1" initializes the ADRS bit and resets conversion.						
				0:							
			1: AD conversion restart								
					STOP mode Software sta	rt mode					
	AMD	AD Operating r	node select		Trigger start						
					reserved	anabla				R/W	
	AINDS	Analog input co	ontrol		Analog input Analog input						
				000:	Selects AIN						
					Selects AIN1 Selects AIN2						
	SAIN	Analog input of			Selects AIN3						
	SAIN	Analog input cl	lannel select		Selects AIN4						
				101:	Selects AIN5 -)					
				111:							
	Note 1: S	Select analog inp	ut when AD co	nverter	stops.						
	Note 2: \	When the analog	input is all use	disablir	ng, the AIND	S should be	set to "1".				
	Note 3: I	During conversior	n, do not perfo	rm outpı	ut instruction	to maintain	a precision f	or all of the	pins.		
		And port near to a		-			-				
		The ADRS is auto	-		" after startir	ig conversio	n.				
		Always set bit 3 ir			1" duning AD					· / h :+ E	
		Do not set ADRS n ADCDR2) that	•	,	°,				-	•	
		nterrupt processi			inpleted of a	iter generat	ing an interi	upt signal (by the	
		n the trigger mode	0	,	accept the s	econd and s	ubseauent tr	iqqers after	accepting th	ne first	
		rigger for starting			•						
	t	o "00" and then p	ut the system	in trigge	r start mode	again (with	AMD = "10")				
	Note 8: \	When the system	enters STOP	mode, A	D converter	control regis	ster 1 (ADCC	CRA) is initia	alized.		
		Re-set this registe	er after the sys	tem ree	nters NORM	AL mode.					
AD Converter			4	2	2						
ADCCRB (0000FH)	7	6 5 "0"	4 "1"	3	2 ACK	1 <u>0</u> "0"		nitial value:	**0* 000*)	
(0000111)	··	·····	. <u></u>	1			: ("		0 000	/	
				ACK	Conversion time		K = 0 fc = 8 MHz	DV10			
				000	unio						
				001			Reserved				
				010							
	ACK	AD conversion	time select	011	156/fc [s]	_	19.5	_	39	R/W	
				100	312/fc [s]	19.5	39.0	39	78		
				101	624/fc [s]	39.0	78.0	78	156		
				110	1248/fc [s]	78.0	-	156	-		
				111			Reserved				
	Note 1: [Do not use setting except the above list.									
	Note 2: S	Set conversion time by analog reference voltage (V _{DD}) as follows.									
		$V_{DD} = 4.5$ to 5.5 V (15.6 μ or more)									
	Note 3: A	Always set bit 0 a	nd bit 5 in AD0	CCRB to	"0" and set	bit 4 in ADC	CRB to "1".				
		When a read instr		CCRB, b	it 6 to 7 in Al	DCCRB read	d in as undef	ined data.			
		c: High-frequency			Dec						
		When the system				-	ster 2 (ADCC	RA) is initia	alized.		
	ŀ	e-set this register after the system reenters NORMAL mode.									

Figure 2.11.2 AD Converter Control Register

ADCDR1	on Result R 7	6	5	4	3	2	1	0		
(00031H)	AD07	AD06	AD05	AD04	AD03	AD02	AD01	AD00	(Initial value: 0000 0000))
ADCDR2	7	6	5	4	3	2	1	0		
(00032H)			EOCF	ADBF					(Initial value: **00 ****)	
	EOCF	CF AD conversion end flag 0: Under conversion or Before conversion 1: End of conversion F								Read
	ADBF	AD conversion busy flag 0: During stop of AD conversion 1: During AD conversion						only		
	Note 1:	The EOC	F is clear	ed to "0" v	vhen read	ding the A	DCDR1.			
		Therefore	e, the AD	conversio	n result s	hould be	read to AD	CDR1 mc	ore first than ADCDR2.	
	Note 2:	ADBF is	set to "1" I	by starting	AD con	ersion ar	nd cleared	to "0" by e	end of AD conversion. Additionally	у,
		ADBF is cleared to "0" by setting AMD = "00" in ADCCR2 or entering to the STOP mode.								
	Note 3:	If the pin	the pin is used as an analog input pin, reset the DGINE register to "0" to disable all inputs other than							
		analog in	puts.							

Figure 2.11.3 AD Converter Result Register

2.11.3 AD Converter Operation

The high side of an analog reference voltage is applied to VDD, and the low side is applied to VSS pin. Dividing a reference voltage between VDD and VSS to the voltage corresponding to a bit by a rudder resistance and comparing it with the analog input voltage converts the AD.

Mode	Function
AD converter disable mode	AD converter stop mode. This mode is always used to change modes.
Software start mode	Single AD conversion of 1 channel which specifies input.
Trigger start mode	Single AD conversion of 1 channel which specifies input (AD8TRG) from Key-On-Wake-Up circuit as a trigger.

Table 2.11.1 AD Converter Operation mode

2.11.4 Interrupt

Interrupt request signal occur at the timing when the EOCF bit is set to "1".

2.11.5 AD Converter Operation Modes

When the MCU places in the STOP mode during the AD conversion, the conversion is stopped and the ADCDR2 content becomes indefinite. After returning from the STOP mode, the EOCF and INTADC does not occur. Therefore, the AD conversion must be restarted after returning from the STOP mode.




Figure 2.11.4 AD Conversion Timing Chart

(1) AD conversion in STOP mode

When the AD converter stop mode is specified during AD conversion, the AD conversion is stopped immediately. The AD conversion is not implemented, so the undefined value is not written to the AD conversion result register. The AD conversion start commands which occur is the AD converter stop mode are ignored.

This mode is automatically selected by reset.

This mode is used to change the AD converter operation mode.

(2) Single mode

When the AMD (bit 6, 5 to in ADCCRA) set to "01", the AD conversion signal mode.

This mode does AD conversion of single channel, and conversion result is stored in ADCDR1. The EOCF (bit 5 in ADCDR2) is set to "1" at end of one conversion, and an interrupt request signal occurs. The EOCF is cleared to "0" by reading the AD conversion registers.

But when the AD conversion is restarted before the ADCDR is read, the EOCF is cleared to "0" and the last AD conversion result is maintained till next conversion end.

Do not set ADRS (bit 7 in ADCCRA) during AD conversion. Again set it after confirming with EOCF (bit 5 in ADCDR2) that the conversion is completed or after generating an interrupt signal (INTADC) (by the interrupt processing routine or the like).




Figure 2.11.5 Single Mode

Example: The AD conversion starts after 19.5 μ s (at fc = 16 MHz) and AIN4 pin are selected as the conversion time and the analog input channel. Confirming the EOCF, the converted value is read out, and the 8 bits data is stored to address 009EH in RAM. The operation mode is a signal mode.

, AIN	SELEC	/ 1
τD	(DF)	000000

- LD (P5), 00000000B LD (P5CR1), 0000000B
- LD (P6), 0000000B
- LD (P6CR), 0000000B
 - (ADCCRA), 00100100B ; Selects AIN4, Selects the software start mode
- LD (ADCCRB), 00011000B ; Selects the conversion time and the operation mode. ; AD CONVERT START

SLOOP:	SET TEST	(ADCCRA) . 7 (ADCCR2) . 5	ADRS = 1 EOCF = 1?
	\mathbf{JRS}	T, SLOOP	
	; RESULT	DATA READ	
	LD	(9EH), (ADCDR1)	

(3) Trigger start mode

LD

The AD conversion of a specified single channel is executed when input (AD8TRG) from Key-On-Wake-Up circuit is set as trigger, the conversion result is stored in the ADCDR1.

The EOCF (bit 5 in ADCDR2) is set to "1" at end of one conversion, and an interrupt request signal occurs.

It needs to be set the STOP mode by bit 5 to 6 in ADCCRA before the AD conversion is executed again.

2.11.6 Analog Input Voltage and AD Conversion Result

The analog input voltage is corresponded to the 8-bit digital value converted by the AD as shown in Figure 2.11.6.




Figure 2.11.6 Analog Input Voltage and AD Conversion Result (typ.)

2.11.7 STOP Modes during AD Conversion

When standby mode (STOP mode) is entered forcibly during AD conversion, the AD convert operation is suspended and the AD converter is initialized. (ADCCRA and ADCCRB are initialized to initial value.) Also, the conversion result is indeterminate. (Conversion results up to the previous operation are cleared, so be sure to read the conversion results before entering standby mode.) When restored from standby mode, AD conversion is not automatically restarted, so it is necessary to restart AD conversion after setting ADCCRA and ADCCRB. Note that since the analog reference voltage is automatically disconnected, there is no possibility of current flowing into the analog reference voltage.

2.11.8 Notice of AD converter

(1) Analog input voltage range

Voltage range of analog input (AIN0 to AIN5) must be forced from V_{SS} to V_{DD} . If input voltage of which out of range is forced to analog input pin, AD conversion result to unknown. Also, this cause other analog input pin unstable.

(2) I/O port with analog input

Analog input pins (AIN0 to AIN5) are also I/O port. During AD conversion using any analog input pin, don't operate other I/O port with analog input. Because, AD accuracy would be worse. Also, other electrically swinging port without analog input may cause noise to near analog input pin.

(3) Reduce to noise

Figure 2.11.7 is shown as internal equivalent circuit of analog input pin.

Increasing output impedance of analog input supply, cause noise or other non-good condition.

Therefore, output impedance of analog input supply must be less than $5k\Omega$.

And we recommend to connect capacitance to analog input pin.




Figure 2.11.7 Analog Input Equivalent Circuit and Analog Input Pin

2.12 Key-On-Wake-Up

In this MCU the IDLE mode is also released by Low active port inputs. The low input voltage is regulated higher than the other normal ports. Therefore the ports can be enabled by analog input level.

2.12.1 Configuration




Figure 2.12.1 Key-On-Wake-Up Control Circuit

2.12.2 Control

P53 to P56 and P60, P61 ports can be controlled by IDLE control register (IDLECR). It can be configured as enable/disable in one-bit unit. When those pins are used by IDLE

mode release, those pins must be set input mode (P5CR1, P5, P6CR, P6, ADCCRA).

IDLE mode is controlled by system control register 2 (SYSCR2) and maskable interrupts. After the individual enable flag (EF5) is set to "1", the IDLE mode must starts. When enabled port input generates INTKWU interrupt, the IDLE mode is released. Low level input voltage in those ports is regulated to less than VDD $\times 0.65$ (V).

IDLE port monitorring register (IDLEIN) can be used to check state of ports.

INTADEN can enable to generate AD8TRG, which is used as trigger of AD converter trigger start mode.

Noise reject circuit eliminate noise, which is less than 24 µs period.

IDLE contro IDLECR	ol register 7	6	5	4	3	2	1	0			
(00FD0H)	INTAD EN	*	IDLE5 EN	IDLE4 EN	IDLE3 EN	IDLE2 EN	IDLE1 EN	IDLE0 EN	(Initial value: 0*00 0000))	
	INTADEN	Gen	eration of	AD8TRG		0: 1:	Disable Enable				
	IDLE5EN	Rele	ease IDLE	mode by	KWU5	0: 1:	Disable Enable				
	IDLE4EN	Rele	ease IDLE	mode by	KWU4	0: 1:	Disable Enable				
	IDLE3EN	Rele	ease IDLE	mode by	KWU3	0: 1:	Disable Enable			Write only	
	IDLE2EN	Rele	ease IDLE	mode by	KWU2	0: 1:	Disable Enable				
	IDLE1EN	Rele	ease IDLE	mode by	KWU1	0: 1:	Disable Enable				
	IDLE0EN	Rele	ease IDLE	mode by	KWU0	0: 1:	Disable Enable				
	Note : *:	Don't d	care								
DLE port r IDLEIN	nonitorring 7	regis 6	ster 5	4	3	2	1	0			
(00FD0H)	*	*	IDLE5 IN	IDLE4 IN	IDLE3 IN	IDLE2 IN	IDLE1 IN	IDLE0 IN	(Initial value: **00 0000))	
	IDLE5IN	Inpu	it level of	KWU5		0: 1:	"0" detect "1" detect				
	IDLE4IN	Inpu	ut level of	KWU4		0:	"0" detect "1" detect				
	IDLE3IN	Inpu	ut level of	KWU3		0:	"0" detect "1" detect			Read	
	IDLE2IN	Inpu	it level of	KWU2		0:	"0" detect "1" detect			only	
	IDLE1IN	Inpu	it level of	KWU1		0: 1:	"0" detect "1" detect				
	IDLE0IN	Inpu	ut level of	KWU0		0: 1:	"0" detect "1" detect				
	Note : *:	Don't o	care				1 001001				


Figure 2.12.2 Key-On-Wake-Up Control Register

2.13 Pulse Width Modulation Circuit Output

The TMP88CS34/CP34 has four 12-bit resolution PWM output channels including two 14-bit resolution selectable.

DA converter output can easily be obtained by connecting an external low-pass filter. PWM outputs are multiplexed with general purpose I/O ports as; P40 ($\overline{PWM0}$) to P43 ($\overline{PWM3}$). PWM output is negative logic. When these ports are used PWM outputs, the corresponding bits of P4, P5 output latches and input/output control latches should be set to "1".

In STOP mode, PWM output pin keeps high-level. When operation mode is changed from STOP mode to NORMAL mode, PWM control register (PWMCR1A, PWMCR1B) are initialized.



2.13.1 Configuration

Figure 2.13.1 PWM Output Circuit

2.13.2 PWM Output Wave Form

(1) $\overline{PWM0}$ to $\overline{PWM1}$ Outputs

PWM0 and PWM1 output can be selected 12-bit or 14-bit resolution PWM outputs.

1. 12-bit Resolution PWM Output

When these are used as 12-bit PWM output, one period is $T_M = 2^{13}/\text{fc}$ [s] (When DV1CK = 0) and $T_M = 2^{14}/\text{fc}$ [s] (When DV1CK = 1) and sub-period is $T_S = T_M/16$.

The lower 8-bit of the PWM data latch controls the low level pulse width with a cycle of Ts. The lower 8-bit of the PWM data latch is n (n = 1 to 255), the low level pulse width with a cycle becomes n x t₀ [s] (t₀ = 2/fc [s] when DV1CK = 0, t₀ = 4/fc [s] when DV1CK = 1).

The upper 4-bit of the PWM data latch controls a position to output the additional pulses. When the upper 4-bit of the PWM data latch is m, the additional pulses are generated in each of m periods out of 16 periods contained in a T_M period.

The relationship between the 4-bit data and the position of T_S period where the additional pulses are generated is shown in Table 2.13.1.

	Bit positi	on of the lowe	er 4 bits of PV	VMDRxH	Relative position of T_{S} in T_{M} period where the additional						
	Bit 11	Bit 10	Bit 9	Bit 8	pulse is generated. (Number of $T_{S(I)}$ is listed)						
a)	0	0	0	0	No additional pulse						
b)	0	0	0	1	8						
c)	0	0	1	0	4, 12						
d)	0	1	0	0	2, 6, 10, 14						
e)	1	0	0	0	1, 3, 5, 7, 9, 11, 13, 15						

Table 2.13.1 The addition pulse (12 bit mode)

Note 1: The bit positions of a) to e) can be combined.

Note 2: If the low order eight bits for the PWM data latch are set to "FFH", be sure to set the high order four bits for this latch to "00H".

2. 14-bit Resolution PWM Output

When these are used as 14-bit PWM output, one period is $T_M = 2^{15}/\text{fc}$ [s] (When DV1CK = 0) and $T_M = 2^{16}/\text{fc}$ [s] (When DV1CK = 1) and sub-period is $T_S = T_M/64$.

The lower 8-bit of the PWM data latch controls the low level pulse width with a cycle of Ts. The lower 8-bit of the PWM data latch is n (n = 1 to 255), the low level pulse width with a cycle becomes n x t₀ [s] (t₀ = 2/fc [s] when DV1CK = 0, t₀ = 4/fc [s] when DV1CK = 1).

The upper 6-bit of the PWM data latch controls a position to output the additional pulses. When the upper 6-bit of the PWM data latch is m, the additional pulses are generated in each of m periods out of 64 periods contained in a T_M period.

The relationship between the 6-bit data and the position of T_S period where the additional pulses are generated is shown in Table 2.13.2.

	Bit p	osition of	the lowe	er 6 bits o	of PWMD	RxH	Relative position of T_S in T_M period where the additional					
	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	pulse is generated. (Number of $T_{S(I)}$ is listed)					
a)	0	0	0	0	0	0	No additional pulse					
b)	0	0	0	0	0	1	32					
c)	0	0	0	0	1	0	16, 48					
d)	0	0	0	1	0	0	8, 24, 40, 56					
e)	0	0	1	0	0	0	4, 12, 20, 28, 36, 44, 52, 60					
f)	0	1	0	0	0	0	2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62					
g)	1	0	0	0	0	0	1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33, 35, 37, 39, 41, 43, 45, 47, 49, 51, 53, 55, 57, 59, 61, 63					

Table 2.13.2 The addition pulse (14 bit mode)

Note 1: The bit positions of a) to g) can be combined.

Note 2: If the low order eight bits for the PWM data latch are set to "FFH", be sure to set the high order six bits for this latch to "00H".

(2) $\overline{PWM2}$ to $\overline{PWM3}$ Outputs

 $\overline{PWM2}$ and $\overline{PWM3}$ output are 12-bit resolution PWM outputs.

One period is T_M = $2^{13}/fc~[s]$ (When DV1CK = 0) and T_M = $2^{14}/fc~[s]$ (When DV1CK = 1) and sub-period is T_S = $T_M/16.$

The lower 8-bit of the PWM data latch controls the low level pulse width with a cycle of Ts. The lower 8-bit of the PWM data latch is n (n = 1 to 255), the low level pulse width with a cycle becomes n x t₀ [s] (t₀ = 2/fc [s] when DV1CK = 0, t₀ = 4/fc [s] when DV1CK = 1).

The upper 4-bit of the PWM data latch controls a position to output the additional pulses. When the upper 4-bit of the PWM data latch is m, the additional pulses are generated in each of m periods out of 16 periods contained in a T_M period.

The relationship between the 4-bit data and the position of T_S period where the additional pulses are generated is shown in Table 2.13.1.




Figure 2.13.2 PWM Output Wave Form

2.13.3 Control

PWM output is controlled by PWM Control Register (PWMCR1A, PWMCR1B) and PWM Data Buffer Register (PWMDBR1).

PWM Contr	-		_									
PWMCR1A (00028H)	7 -	6 ABORT1	5 START3	4 START2	3 START1	2 START0	1 RESOL 1	0 _UTION , 0	(Initial value: *000_000))		
	ABO	RT1	Abort PW channel 3	-	ion of	0: 0 1: P	outs are fixed to a high-level.)					
	STA	RT3	Start cha	nnel 3		0: S 1: S						
	STA	RT2	Start chai	nnel 2		1: S	top PWM2 tart PWM2	2				
	STA	RT1	Start chai	nnel 1		1: S	top PWM1 tart PWM1	1		Write only		
	STA	RT0	Start chai	nnel 0			top PWM0 tart PWM0	_				
	RESOL	UTION1	Select ch	annel 1 re	esolution	1: 1:	4-bit resol 2-bit resol	lution				
	RESOLUTION2 Select channel 0 resolution 0: 14-bit resolution 1: 12-bit resolution											
	 Note 1: *: Don't care Note 2 After set the ABORT1 to "1", the ABORT1 is cleared to "0" automatically. Note 3: PWMCR1A is write-only register and cannot be used with any of the read-modify-write instructions such as SET, CLR, etc. 											
PWM Contr	ol Regis	ster 1B										
PWMCR1B (00029H)	7	6	5	4	3	2 PWM	1 CHS1	0 PWMHL	(Initial value: **** *000)			
	PWM	CHS1	Select the 12-bit PW		ata latch of els	01: C 10: C	hannel 0 hannel 1 hannel 2 hannel 3			Write only		
	PWI	MHL	Select up transfer b			0: Lower 8-bit 1: Upper 4-bit or 6-bit						
	Note 1: Note 2:	PWMCR		only reg	ister and c	annot be	used with	n any of the	read-modify-write instructions	such		
PWM Data	Buffer F	Register	[.] 1									
PWMDBR1 (0002AH)	7	6	5	4	3	2	1	0	Write only (Initial value: 0000_0000))		
		as SET,	CLR, etc. peration mo	, ,				5	read-modify-write instructions de, PWMCR1A, PWMCR1B a			

Figure 2.13.3 PWM Control Register 1A/1B and PWM Data Buffer Register 1

Binary Cou	nter Co	ntrol Re	gister									
	7	6	5	4	3	2	1	0				
CGCR (00030H) "0" "0" D\			DV1CK	"0"	"0"	"0"	"0"	"0"	(Initial value: 0000 0000)		
	DV	ICK	Select of i 1st divide	•	ck to	0: fo 1: fo	c/4 c/8			R/W		
	Note 1: Note 2:		care hits except l	DV1CK a	are cleared	l to "0".						

Figure 2.13.4 DIVIDER Control Register

(1) Internal Counter

The internal counter of PWM outputs is a free running counter. The all bits of counter are set to "1" and are not counted up at one of the following conditions.

- 1. During reset
- 2. The operation mode is changed to STOP mode.
- 3. Setting ABORT1 to "1".
- 4. The START3 to 0 are "0" in 12-bit PWM outputs.
- 5. The lower 8-bit of PWM data latch in 12-bit PWM outputs is "00H". The PWM data latch in 7-bit PWM outputs is "00H".
- (2) Outputs control and Programming of PWM data

The PWM outputs are fixed to a high-level immediately when the ABORT1 is set to "1". The PWM outputs starts the operation when the STARTx (x: 0 to 3) is set to "1".

The data from the transfer buffer to a PWM data latch is transferred when the all bits of internal counter are set to "1". Therefore, the data is transferred to a PWM data latch immediately when the internal counter is initialized. And the data is transferred to a PWM data latch at the beginning of the next cycle when all bits of the internal counter are not set to "1".

The sequence of writing the output data to PWM data latches is shown as follows;

- 1. $\overline{PWM0}$ to $\overline{PWM1}$
 - a. Write the channel number of PWM data latch to PWMCHS1 (bit 2 and 1 in PWMCR1B) and clear PWMHL (bit 0 in PWMCR1B) to "0".
 - b. Write the lower 8-bit PWM output data to PWMDBR1.
 - c. Write the channel number of PWM data latch to PWMCHS1 and set PWMHL to "1".
 - d. Write the upper 4-bit or 6-bit PWM output data to PWMDBR1.
 - e. Select the resolution of PWM output to RESOLUTIONx (x: 0, 1) (bit 0 and 1 in PWMCR1A) and set STARTx (x: 0, 1) (bit 2 and 3 in PWMCR1B) to "1".
 - Note: PWM output data must be write to PWMDBR1 in the order of the lower 8-bit PWM output data, the upper 4-bit (or 6-bit) PWM output data. If the upper 4-bit (or 6-bit) PWM output data is write to PWMDBR1, the lower 8-bit PWM output data is not changed (Except when lower 8-bit PWM output data is "00H".).

- 2. $\overline{\text{PWM2}}$ to $\overline{\text{PWM3}}$
 - a. Write the channel number of PWM data latch to PWMCHS1 and clear PWMHL to "0".
 - b. Write the lower 8-bit PWM output data to PWMDBR1.
 - c. Write the channel number of PWM data latch to PWMCHS1 and set PWMHL to "1".
 - d. Write the upper 4-bit PWM output data to PWMDBR1.
 - e. Set STARTx (x: 2, 3) to "1".




Figure 2.13.5 Wave form of PWM0 to PWM3

Note: PWM output data must be write to PWMDBR1 in the order of the lower 8-bit PWM output data, the upper 4-bit (or 6-bit) PWM output data. If the upper 4-bit (or 6-bit) PWM output data is write to PWMDBR1, the lower 8-bit PWM output data is not changed (Except when lower 8-bit PWM output data is "00H".).

Example: At fc = 16 MHz, DV1CK = 0

 $\overline{PWM0}\,$ pin outputs a 14-bit resolution PWM wave form with a low-level of 32 μs width and no additional pulse.

 $\overline{PWM1}\,$ pin outputs a 12-bit resolution PWM wave form with a low-level of 16 μs width and no additional pulse.

LD	(CGCR), 00H	; $DV1CK = 0$
----	-------------	---------------

LD	(PWMCR1B),00H	;	Select the lower 8-bit of PWM0 output data latch
LD	(PWMDBR1),80H	;	$32 \ \mu s \div 4/fc = 80H$
LD	(PWMCR1B),01H	;	Select the upper 6-bit of PWM0 output data latch
LD	(PWMDBR1),00H	;	No additional pulse = 00H
LD	(PWMCR1B),02H	;	Select the lower 8-bit of PWM0 output data latch
LD	(PWMDBR1),40H	;	$16 \ \mu s \div 4/fc = 40H$
LD	(PWMCR1B),03H	;	Select the upper 4-bit of PWM0 output data latch
LD	(PWMDBR1),01H	;	Additional pulse (Ts (8)) = 01H
LD	(PWMCR1A),0DH	;	Start $\overline{\text{PWM0}}$ and $\overline{\text{PWM1}}$,
			$\overline{\text{PWM0}}$: 14-bit resolution, $\overline{\text{PWM1}}$: 12-bit resolution

2.14 On-Screen Display (OSD) Circuit

The TMP88CS34/CP34 features a built-in on-screen display circuit used to display characters and symbols on the TV screen. There are 383 characters of mono font and 96 characters of color font (447 characters of mono font and 64 characters of color font) and any characters can be displayed in an area of 32 columns \times 12 lines (include 2 columns for solid space). With an OSD interrupt, additional lines can be displayed.

OSD circuit functions are as follows :

	sircuit functions are as follows.		
(1)	Number of character fonts	:	mono font 383 and color font 96 mono font 447 and color font 64
(2)	Number of display characters	:	384 (32 columns × 12 lines).
(3)	Composition of character	:	horizontal $16 \times$ vertical 18 dots
(4)	Character sizes	:	3 kinds for large, middle and small characters (Selectable line by line)
(5)	Character ornamentation funct	ior	1
	Fringing function	:	mono font
	Smoothing function	:	mono font
	Slant function (Italics)	:	mono font
	Blinking function		
	Underline		
(6)	Solid space		
(7)	Area plane function	:	2 planes
(8)	Full-raster blanking function		
(9)	Display colors		
	Character colors : 8 or 2	27 (colors (selectable character by character)
	_		colors (selectable page by page)
	0		colors (selectable page by page)
			colors (selectable each of 2 planes)
			colors (selectable page by page)
(10)			norizontal steps and 625 vertical steps for code plane norizontal steps and 625 vertical steps for Area plane
(11)	Window function : 62	5 v	vertical steps
(12)) Half transparency output funct	ion	I.
(13)	27 colors display function		
(14)) Color palette		
(15)	PAL100/NTSC120 display		

Note: The function of the OSD circuit don't meet the requirements of on-screen display functions of closed caption decoders based on FCC standards.

The TMP88CS34/CP34 outputs OSD through 3 planes; code, area, and raster. 3 planes function independently. In addition, they are displayed simultaneously. There is the priority among these 3 planes, so they are displayed on a screen according to the priority.

These 3 planes have the priority such as

Code > Area > Raster.

1. Code plane

OSD character is displayed on the code plane.

The code plane consists of 32 characters \times 1 row and a total of 12 planes. The 12 planes have the priority such as code 1 > code 2 >...> code 11 > code 12.


On the code plane, characters of 16×18 dots is displayed. These fonts are called characters, and read from character ROM and display memory through the character code on the display memory.

2. Area plane

The area on a screen is displayed on the area plane.

The area plane can display 2 square areas of any size by specifying coordinates. The 2 planes have the priority such as area plane 1 > area plane 2.

2.14.1 OSD Configuration



Shown below is the block diagram of the OSD circuit.

Figure 2.14.1 OSC Block Diamgram

2.14.2 Monochrome and Color Fonts

The TMP88CS34 can display both monochrome and color fonts.

The monochrome font is intended for monochromic display. Each character in the font consists of 18 vertical \times 16 horizontal dots. For the color font, each display dot in each character can be specified separately for R (red), G (green), and B (blue). Each character consists of 18 vertical \times 16 horizontal dots.

The monochrome and color fonts can be mixed on one display row.

2.14.3 Character ROM and Display Memory

(1) Character ROM

The character ROM incorporates 383 different monochrome font character data items and 96 different color font character data items (447 different monochrome font character data items and 64 different color font character data items). Users can define font data.

Each monochrome character ROM data item consists of 16×18 dots. Each monochrome font dot corresponds to one character ROM bit. A value of "1" represents a display state, and a value of "0" represents a non-display state.

Each color font character ROM data item consists of 16×18 dots for red, 16×18 dots for green, and 16×18 dots for blue. Each color font dot corresponds to three character ROM bits (with each bit corresponding to red, green, or blue).

The character ROM start address for each character code is calculated as listed in Table 2.14.1.

Number of usable	character patterns	Usable chara	Register for switching number of		
Monochrome font	Color font	Monochrome font	Color font	fonts, ROMACH (bit 4 in ORDON)	
383	96	1 to 17FH	180H to 1DFH	0	
447	64	1 to 17FH, 1C0H to 1FFH	180H to 1BFH	1	

 Table 2.14.1 Number of Character Patterns and Character Codes

Table 2 14 2	Monochrome/Color Font Character ROM Start Address
1able 2.14.2	

ROMACH	Character ROM start address
	Monochrome font (CRA = 1 to 17FH)
	Character ROM start address = CRA \times 40H + 20000H
0	Color font (CRA = 180H to 1DFH)
0	Character ROM start address for red = CRA \times 40H + 26000H
	Character ROM start address for green = CRA \times 40H + 27800H
	Character ROM start address for blue = CRA \times 40H + 29000H
	Monochrome font
	Character ROM start address = CRA × 40H + 20000H (CRA = 1 to 17FH)
	Character ROM start address = CRA × 40H + 27000H (CRA = 1C0H to 1DFH)
	Character ROM start address = CRA × 40H + 28C00H (CRA = 1E0H to 1EFH)
1	Character ROM start address = CRA × 40H + 2A400H (CRA = 1F0H to 1FFH)
	Color font (CRA=180H to 1BFH)
	Character ROM start address for red = CRA \times 40H + 26000H
	Character ROM start address for green = CRA \times 40H + 27800H
	Character ROM start address for blue = CRA \times 40H + 29000H

Figure 2.14.2 (a) shows an example of configuring a character font (character code 001H) as well as monochrome font ROM addresses and the related data. Figure 2.14.2 (b) shows a character ROM dump list for this character font (character code 001H).

Figure 2.14.3 (a) shows an example of configuring a character font (character code 180H) as well as color font ROM addresses and the related data. Figure 2.14.4 (b) shows a character ROM dump list for this character font.

- Note 1: A data cannot be read from character ROM by software.
- Note 2: When ordering a mask, load the data to character ROM at addresses 20000H to 2A7FFH. And the data in unused are of character ROM are must be specified to FFH.

Note 3: Do not use character code 000H




Figure 2.14.2 Character Font Configuration and ROM Dump List




Figure 2.14.3 (1/2)

26000/ 26010/ 26020/	30 00	3F 00 F0	3F FF F8	30 FF 1C	30 FF 0C	30 FF 0C	30 FF 0C	30 FF 1C	3F FF F8	3F FF F0	37 FF 00	33 FF 80	31 FF C0	30 FF E0	30 FF 70	30 FF 38
26030/ 27800/	00	00 0F	FF 1F	FF 38	FF 30	FF 38	FF 1F									
27810/ 27820/ 27830/	00	00 F0 00	FF F8 FF	FF 1C FF	FF 0C FF	FF 0C FF	FF 00 FF	FF 00 FF	FF 00 FF	FF 7C FF	FF 7C FF	FF 0C FF	FF 0C FF	FF 0C FF	FF 1C FF	FF F8 FF
29000/ 29010/ 29020/	3F 00	3F 00 E0	3F FF F0	30 FF 18	30 FF 0C	30 FF 0C	30 FF 1C	3F FF F0	3F FF F8	30 FF 1C	30 FF 0C	30 FF 0C	30 FF 0C	30 FF 0C	30 FF 1C	3F FF F8
29030/	$\frac{290207}{290307} = \frac{10}{F0} = \frac{10}{10} = \frac{10}{10$															
Note:																

Figure 2.14.4 (2/2)

(2) Display memory

Each character of the 384 characters displayed in 32 columns \times 12 lines consists of 16 bits in the display memory. Five data items are written to the display memory: character code, color data, blinking specification, underline enable, and slant enable.

There are two modes for writing display data to the display memory. One mode is used for writing all display data (character code, color data, blinking specification, underline enable, and slant enable) simultaneously. The other mode is used for changing either character codes or the remaining data items (color data, blinking specification, underline enable, and slant enable). How to write display data to the display memory is described in section 2.14.6.7 (1).

Note: The display memory is in an unknown state at reset.

Display memory configuration

- Character code specification register (9 bits)......CRA8 to CRA0
- Color data specification register (4 bits) IDT/RDT/GDT/BDT
- Blinking specification register (1 bit)......BLF
- Underline enable register (1 bit)......EUL
- Slant enable register (1 bit)SLNT
- Flag (1 bit) for specifying whether to turn on or off the character-specific background ECBKD





Figure 2.14.5 Display Memory Bit Configuration





(3) Color palette

The color palette can contain eight colors out of 27 colors and the display colors are specified by the color palette registers (ORCPT0-7). The color palette registers (ORCPT0-7) are assigned by the RGB setting register for each display mode (character, background, fringe, area, raster).

• RGB setting register values and their corresponding color palette registers

$\text{RGB} = 000\text{b} \rightarrow \text{ORCPT0}$	$\text{RGB} = 001\text{b} \rightarrow \text{ORCPT1}$
$\text{RGB} = 010\text{b} \rightarrow \text{ORCPT2}$	$\text{RGB} = 011\text{b} \rightarrow \text{ORCPT3}$
$\text{RGB} = 100\text{b} \rightarrow \text{ORCPT4}$	$\text{RGB} = 101\text{b} \rightarrow \text{ORCPT5}$
$\text{RGB} = 110\text{b} \rightarrow \text{ORCPT6}$	$\text{RGB} = 111\text{b} \rightarrow \text{ORCPT7}$

• Configuration of the color palette registers

Register	Address	Bit 7	Bit 7 Bit 6		Bit 5 Bit 4		Bit 2	Bit 1	Bit 0	
Name	Address			-	٦	(3	I	3	
ORCPT0	00FC6	CPT1MD1	0 (fixed)	CPT0R1	CPT0R0	CPT0G1	CPT0G0	CPT0B1	CPT0B0	Color palette composition register 0 CPT1MD1: OSD color select register (x = 1, 2) CPT1MD1 = 0: 8–color mode CPT1MD1 = 1: 27–color mode
ORCPT1	00FC7	-	-	CPT1R1	CPT1R0	CPT1G1	CPT1G0	CPT1B1	CPT1B0	Color palette composition register 1
ORCPT2	00FC8	-	-	CPT2R1	CPT2R0	CPT2G1	CPT2G0	CPT2B1	CPT2B0	Color palette composition register 2
ORCPT3	00FC9	1	-	CPT3R1	CPT3R0	CPT3G1	CPT3G0	CPT3B1	CPT3B0	Color palette composition register 3
ORCPT4	00FCA	-	-	CPT4R1	CPT4R0	CPT4G1	CPT4G0	CPT4B1	CPT4B0	Color palette composition register 4
ORCPT5	00FCB	-	-	CPT5R1	CPT5R0	CPT5G1	CPT5G0	CPT5B1	CPT5B0	Color palette composition register 5
ORCPT6	00FCC	1	-	CPT6R1	CPT6R0	CPT6G1	CPT6G0	CPT6B1	CPT6B0	Color palette composition register 6
ORCPT7	00FCD	-	-	CPT7R1	CPT7R0	CPT7G1	CPT7G0	CPT7B1	CPT7B0	Color palette composition register 7

• Color palette setting and output colors

<u>27-color mode (CPT1MD1 = 1) 3-value output</u>

	n = 0 to 7	$\mathbf{x} = \mathbf{R}$	$\mathbf{x} = \mathbf{G}$	$\mathbf{x} = \mathbf{B}$	
	CPTnx1/CPTnx0 = 1/1	Bright red	Bright green	Bright blue	
	CPTnx1/CPTnx0 = 1/0 or 0/1	Dark red	Dark green	Dark blue	
	CPTnx1/CPTnx0 = 0/0	No output	No output	No output	
<u>8-color mode (CPT1MD1 = 0) 2-value output</u>					
	n = 0 to 7	$\mathbf{x} = \mathbf{R}$	$\mathbf{x} = \mathbf{G}$	$\mathbf{x} = \mathbf{B}$	
	CPTnx1/CPTnx0 = 1/1	Bright red	Bright green	Bright blue	
	CPTnx1/CPTnx0 = 1/0 or 0/1	Bright red	Bright green	Bright blue	
	CPTnx1/CPTnx0 = 0/0	No output	No output	No output	

• Setting the display colors

The color palette registers are assigned by setting RGB data for each display mode. The display colors are then specified in the color palette registers.

Setting the character color to bright red and the background color to dark blue for the code plane.

• Setting character color: After setting the character code, set ORDSN (RDT = 0, GDT = 1, BDT = 0). (Assign a		
color palette register.)		
RGB-010b corresponds to color palette register ORCPT2.		
To set the character color to bright red, set ORCPT2=00110000b. (Set the display color		
in color palette register.)		
• Setting background color: Set background setting register ORBK (0FA5h) (RBDT = 0, GBDT = 0, BBDT = 1)		
(Assign a color palette register.)		
RGB = 001b corresponds to color palette register ORCPT1.		
To set the background color to dark blue, set ORCPT1 = 00000001b. (Set the display		
color in color palette register.)		

(4) Color font

For the color font, the display color (R, G, B) can be specified on a dot-by-dot basis. The size of the color font is 18 dots long by 16 dots wide, which is the same as the size of the normal font (mono font). A dot of the color font is comprised of three bits. Font data is combination of three bits (R, G, B) and they are arranged in the order of R (upper), G (middle), B (lower). The color palette registers are assigned by combining these three bits of data.




Figure 2.14.7

• Assignment of the color palette registers for the color font

RGB dataColor palette registerRGB = 000b 0ORCPT0RGB = 001b 1ORCPT1RGB = 010b 2ORCPT2RGB = 011b 3ORCPT3RGB = 100b 4ORCPT4

- RGB = 101b 5 ORCPT5
- RGB = 110b 6 ORCPT6
- $RGB = 111b 7 \quad ORCPT7$

The following shows how the color font shown on the preceding page is displayed by setting the color palette registers.





Figure 2.14.8

Note: Do not use the color font in the first character display position. The color font can be used in the second and subsequent character display positions. If you want to use a color font character in the first character display position as counted from the left side of the TV screen, display a transparent character in the first character display position, and use the color font in the second character display position. Prepare a monochrome font character with no dot as a transparent character. It is recommended that character code CRA = 0x20H be prepared as a transparent character.

Example of display

First character display position: Transparent character. Second character display position: Color font



(5) Dark color setting function

The dark color setting function is intended to control OSD intermediate-value outputs, using High, High-Z, and Low outputs. Setting CPT1MD1 (bit 7 in ORCP1) to "1" enables this function.

Producing 3-value outputs requires installing an external circuit.




Figure 2.14.9 Example of an External Circuit for Creating Colors between Primary Colors

(6) Switching the OSD ROM area

When the TMP88CS34 is initialized, it is configured for 383 characters of mono font and 96 characters of color font. By setting ROMACH (bit 5 of ORDON) to 1, this configuration can be changed to 447 characters of mono font and 64 characters of color font, as shown below.




Figure 2.14.10

2.14.4 OSD Circuit Control

The OSD circuit performs control functions using the OSD control registers which reside in addresses 0001DH to 0001FH and 00024H to 00025H in the special function registers (SFR), and in addresses 00F80H to 00FCEH in the data buffer register (DBR). Section 2.14.6.8 shows the OSD control registers. The OSD control registers are used to set display start position, display character designs (that is, fringing, smoothing, color data, character size, and etc.), display memory addresses, and character codes.

Setting the display on-off control bit, DON, (bit 0 in ORDON) to "1" enables display (starts display). Setting DON to "0" disables display (halts display).

2.14.5 OSD Control Register Write

There is a list of the OSD control registers on pages 199 to 201.

When data is written into a shaded register, the data is transferred to the OSD circuit, and then the data becomes valid. After data is written into an unshaded register, the data is transferred to the OSD circuit, and then the data becomes valid.

To transfer the contents of a control register to the OSD circuit, use data transfer request register RGWR (bit 2 in ORDON).

Setting "1" in the RGWR register outputs the transfer request signal to the OSD circuit. Three instruction cycles later, transfer of the written data to the OSD circuit starts. While the data is being transferred, data transfer status monitoring flag RGWR (bit 2 in ORDON) is "1". When this transfer is completed, the flag is cleared to "0".

Written data transfer register (1 bit) … RGWR (Bit 2 in ORDON) "0" … Initialized state "1" Transfers written data to OSD circuit. (After transfer, RGWR is reset to 0.)

Note: Don't write "0" to RGWR.

(1) RGWR system




Figure 2.14.11 RGWR System

- (2) Transfer timing
 - 1. No display area

When having set RGWR to "1" during no display area, the timing OSD register can be transferred is at the falling edge of $\overline{\text{HD}}$ signal.

HD		
RGWR Register Data Transfer Pulse	Set RGWR Register to "1"	Clear RGWR Transfer the contents of OSD registers into OSD circuit

Figure 2.14.12 Data Transfer Timing in No Display Area

2. Display area (including any lines specified as display off by character size)

When having set RGWR to "1" during display area, the timing OSD register can be transferred is at the falling edge of $\overline{\text{HD}}$ signal when the display line has been finished.




Figure 2.14.13 Data Transfer Timing in Display Area

2.14.6 OSD Function

- 2.14.6.1 Signal Control (Port I/O)
 - (1) P6 port output select function

This function is used to select whether the contents of port P57, P67 to P64 will be output or I, R, G, B, Y/BL signals of the OSD circuit will be output on pins P57, P67 to P64.

P57 port output select registers (1 bits): PIDS (bit 3 in ORP6S)

	PIDS = 0	PIDS = 1
P57		Port

P67 to P64 port output select registers (4 bits): P67S, P66S, P65S, P64S, (bit 7 to 4 in ORP6S)

	P6nS = 0	P6nS = 1	
P64	R		
P65	G	Port	
P66	В	FOIL	
P67	Y/BL		

Note: Be sure to write "0EH" to the ORP6S2 register (0x0FA1H).

(2) OSD pin output polarity control function

This function is used to select the polarity of the OSD outputs for RGB, I and Y/BL.

Output polarity control register (4 bits) … BLIV, YIV, RGBIV, IIV (bit 3 to 0 in ORIV)

"0"	\cdots Active high
"1"	··· Active low

(3) OSD pin input polarity control

Input polarity control

Input polarity control register of RIN/GIN/BIN/Y/BLIN (2 bits)

For Y/BLIN... YBLII (Bit 5 in ORIV)For RIN, GIN, and BIN... RGBII (Bit 4 in ORIV)

Input polarity control

RGBII "0" ··· Active high "1" ··· Active low Input polarity control register of $\overline{\text{HD}}/\overline{\text{VD}}$ (2 bits) For $\overline{\text{VD}}$ … VDPOL (Bit 7 in ORIV) For $\overline{\text{HD}}$ … HDPOL (Bit 6 in ORIV) Input polarity control VDPOL, HDPOL "0" ··· Not invert input signal "1" ··· Invert input signal Note: To direct P64 (R), P65 (G), and P66 (B) to produce three-value outputs (High, High-Z, and Low), be sure to write "0" to the output polarity control register (4

bits).




Figure 2.14.14 VD / HD input and VDPOL/HDPOL

(4) Y/BL signal select function

This function is used to select either Y or BL signal output from the Y/BL pin.

Y/BL signal select register (1 bit) ··· YBLCS (bit 7 in ORP6S)

"0" ··· Y signal output
"1" … BL signal output
Y signal … Output in all OSD areas (Logical OR for R, G, B, Character data, Fringing data, area data, etc.) BL signal … When EXBL is "0":
Output in all display character areas
When EXBL is "1":
Output in the whole page

(5) I signal function select

When PIDS (bit 3 in ORP6S) is set to "0", Port 57 (I pin) can be used as Half Transparency/Half Tone through an extra circuit.

The I-pin output is made high only for the area planes. If you want to make the I-pin output high for area plane 1, set PISEL1 (bit 3 in the ORACL register) to "1". If you want to make the I-pin output high for area plane 2, set PISEL2 (bit 7 in the ORACL register) to "1".

(6) R, G, B, Y/BL Internal/external signal select.

Selects either R, G, B, and Y/BL signals from the internal OSD circuit, or RIN, GIN, BIN, and Y/BLIN signals from external input.

R, G, B, Y/BL signal select registers (2 bits) ··· MPXS1/MPXS0

(Bits 1 and 0 in ORP6S)

"00"	 Simultaneous output (Signal from the OSD circuit has higher priority.)
"01"	 Output of signal from internal OSD circuit
"10"	 Output of signal from external input
"11"	 Simultaneous output (External input signal has higher priority.)

2.14.6.2 OSD data output format control

(1) Scan mode

The double scan mode is used to handle non-interlaced scanning TV. When double scan mode is enabled, the vertical display counter increases every 2 scan lines and a vertical size of a dot is double. This function is enabled by setting VDSMD (bit 7 in ORETC) in the OSD control register to "1".

Scan mode select register (1 bit) ··· VDSMD (bit 7 in ORETC)

"0" ... Normal mode "1" ... Double scan mode

- Note 1: The data written to those control register is transferred to the OSD circuit and become valid when the data is written.
- Note 2: When OSD circuit is used on an interlace scanning TV, a jitter elimination circuit must be enabled and set AFLD to "1" in JECR.

Table 2.14.3 The Difference of 2 types of Scan Mc	de
---	----

	Normal mode	Double scan mode
Specification Unit of vertical display start position	One scanning line	Two scanning lines
1 dot height	_	Normal mode height $\times 2$




Figure 2.14.15 Scan Mode

2.14.6.3 Display Position Control

- (1) Code display position setting
 - 1. Horizontal display start position

The horizontal display start position can be set in 256 steps by writing to OSD control registers HS17 to HS10 (bit 7 to 0 in ORHS1). The value is in common with all lines.

Specification unit: 2 T_{OSC} Specification steps: 256 Specification horizontal display start position: Line 1 to 12: HS17 to HS10 (ORHS1)

 $HS1 = (HS17 \text{ to } HS10) \text{ H} \times 2TOSC + 22TOSC \text{ (Line1 to } 12)$

Note 1: T_{OSC}; One cycle of OSD oscillation.

```
Note 2: The data written to these control registers is transmitted to OSD circuit by setting RGWR (bit 2 in ORDON) to "1".
```

2. Vertical display start position

The vertical display start position can be specified for each display line using 625 steps by writing to VSn9 to VSn0 (in ORVSn (n; 1 to 12)).


Specification unit: 1 scan line Specification steps: 512 Specification vertical display start position: Line1: VS19 to VS10 (ORVS 1) Line2: VS29 to VS20 (ORVS 2) ... Line12: VS129 to VS120 (ORVS 12) Line n: VSn = (VSn9 to VSn0) H × 1T_{HD} (n; 1 to 12)

Note 1: T_{HD} ; One cycle of \overline{HD} signal.

- Note 2: The data written to these control registers is transmitted to OSD circuit by setting RGWR (bit 2 in ORDON) to "1".
- Note 3: If display lines are overlapped each other, previous display line is enabled and next line is disabled. If vertical display start positions of two or more lines are set on same value, high priority line is enabled. Lines of OSD (VS1 to VS12) are fixed priority levels as follows:

$VS1 > VS2 > VS3 > \cdots > VS12$

Set the vertical display start position not to overlap display lines.



Occasion of overlapping

- Note 4: The line which is displayed off is managed as a small size character line.
- Note 5: Transfer the contents of vertical display start position registers into OSD circuit before the position of the scanning line coincides with their own vertical display start position.

(2) Area display position setting

The planes have the priority such as Code plane > Area plane 1 > Area plane 2 > Raster plane.

1. Horizontal display start position

The horizontal display start position can be set in 512 steps by writing to OSD control registers AHSn8 to AHSn0 (bit 8 to 0 in ORAHSn). And also display stop position is correspond to AHEn8 to AHEn0 (bit 8 to 0 in ORAHEn). (n; 1 to 2)

Horizontal display start position

 $AHSn = (AHSn8 \text{ to } AHSn0)H \times 2T_{OSC}$

 $AHEn = (AHEn8 \text{ to } AHEn0)H \times 2T_{OSC}$

Note 1: T_{OSC}: One cycle of OSD oscillation.

- Note 2: If the horizontal display start position for characters is the same as that for areas, the two positions are not displayed at the same time. The horizontal display start position for characters is displayed 16 T_{OSC} (corresponding to a register value of 8) later than that for areas.
- 2. Vertical display start position

The vertical display start position can be set in 625 steps by writing to OSD control registers AVSn9to AVSn0 (bit 9 to 0 ORAVSn). And also display stop position is correspond to AVEn9 to AVEn0 (bit 9 to 0 in ORAVEn). (n; 1 to 2)

Vertical display start position

 $AVSn = (AVSn9 \text{ to } AVSn0)H \times THD$

 $AVEn = (AVEn9 \text{ to } AVEn0)H \times T_{HD}$

Note: T_{HD} : One cycle of \overline{HD} signal.




Figure 2.14.16 TV Scan Image

2.14.6.4 Character Ornamentation Control

(1) Character sizes

Character size can be selected line by line from 4 sizes. And display on/off also can be set line by line. Small, middle, large and double height character size and display on/off can be set with OSD control registers CSn (n = 1 to 12, ORCS4, ORCS8, ORCS12) in the OSD control registers.

Character sizes: 4 sizes (Small, middle, large and double height)

Character size and display on/off specification unit: Line

Character size select/display on/off register (2 bits \times 12)

Line 1: CS1 Line 2: CS2 : : Line 12: CS12

CSn CSn DCSCn Display on/off Character size (high-order bit) (low-order bit) (double-height specification) 1 1 Small-size character 0 On 0 1 0 Medium-size character On 0 1 Large-size character 0 On 0 1 1 Double-height character On 0 0 0 Off

Table 2.14.4 Character Size and Display On/Off Specifications (n = 1 to 12 and m = 1 to 12)

- Note 1: To display a double-height character, write "10" and "1", respectively, to CSn (medium-size character specification) and DCSCm (double-height display specification). If DCSCm and CSn are, respectively, "0" and "10", medium-size characters are displayed.
- Note 2: If the character size specification (CSn) is "11" or "01", no double-height character can be displayed.
- Note 3: Do not specify to modify double-height characters (such as fringing, smoothing, and slanting) because such specifications hamper normal display.
- Note 4: The display off line operates like the width of small character size line thought the character is not displayed.
- Note 5: The data written to these control registers is transmitted to OSD circuit by setting RGWR (bit 2 in ORDON) to "1".
- Note 6: When OSD circuit is used on an interlace scanning TV, a jitter elimination circuit must be enabled and set AFLD to "1" in JECR.
- Note 7: When VDSMD and AFLD are "0", only character of even display dot is displayed. (refer to 2.16 a jitter elimination circuit)

		VDSMD = 0 (normal mode)		. =	/ID = 1 can mode)
		Dot size	Character size	Dot size	Character size
EULAn = 0	Small-size character	$1T_{OSC} \times 0.5T_{HD}$	16T _{OSC} ×9T _{HD}	$1T_{OSC} \times 1T_{HD}$	16T _{OSC} × 18T _{HD}
(underline off)	Medium-size character	$2T_{OSC} \times 1T_{HD}$	$32T_{OSC} \times 18T_{HD}$	2T _{OSC} ×2T _{HD}	$32T_{OSC} \times 36T_{HD}$
	Large-size character	$4T_{OSC} \times 2T_{HD}$	$64T_{OSC} \times 36T_{HD}$	$4T_{OSC} \times 4T_{HD}$	$64T_{OSC} \times 72T_{HD}$
	Double-height character	$1T_{OSC} \times 1T_{HD}$	$16T_{OSC} \times 18T_{HD}$	1T _{OSC} ×2T _{HD}	$16T_{OSC} \times 36T_{HD}$
EULAn = 1	Small-size character	$1T_{OSC} \times 0.5T_{HD}$	$16T_{OSC} \times 12T_{HD}$	$1T_{OSC} \times 1T_{HD}$	$16T_{OSC} \times 24T_{HD}$
(underline on)	Medium-size character	$2T_{OSC} \times 1T_{HD}$	$32T_{OSC} \times 24T_{HD}$	$2T_{OSC} \times 2T_{HD}$	$32T_{OSC} \times 48T_{HD}$
	Large-size character	$4T_{OSC} \times 2T_{HD}$	$64T_{OSC} \times 48T_{HD}$	$4T_{OSC} \times 4T_{HD}$	$64T_{OSC} \times 72T_{HD}$
	Double-height character	$1T_{OSC} \times 1T_{HD}$	$16T_{OSC} \times 24T_{HD}$	1T _{OSC} ×2T _{HD}	$16T_{OSC} \times 48T_{HD}$

Table 2.14.5	Dot Size and Character Size
--------------	-----------------------------

Note: $T_{OSC} =$ one OSD oscillation cycle. $T_{HD} =$ one \overline{HD} signal cycle.




Figure 2.14.17 Character Size

(2) Smoothing function


The smoothing function is used to make characters look smooth. Enabling smoothing displays 1/4 dot between two dots connecting corner to corner within a character. Small size character and color font can not be enabled smoothing. Smoothing is enabled by setting ESMZ (bit 4 in ORETC) in the OSD control register to "1".

Smoothing specification unit: Display page

Smoothing specification register (1 bit) ··· ESMZ (bit 4 in ORETC)

"0" ... Disable smoothing "1" ... Enable smoothing

Note 1: Data of the register is transferred to the OSD circuit and become valid when the data is written.



Note 2: The smoothing function is invalid for the color font.

Figure 2.14.18 Available Form and Invalid Form for Smoothing




Figure 2.14.19 Smoothing Example

(3) Fringing function

The fringing function is used to display a character with a fringe width is 1 dot in a different color from that of the character. When a character is displayed with the maximum of 18 vertical dots and 16 horizontal dots, the fringe exceeds right and left of the character display area. No vertical fringing is displayed out of the character display area. If there is an adjacent character that outer dot is active, then this dot will overrule the fringe in the horizontal direction. Underlines are not fringed.

Fringing is enabled for each line by setting EFR1 to EFR8 (OREFR8) and EFR9 to EFR12 (OREFR12) in the OSD control register to "1".

A color for fringe is specified common to all lines using OSD control registers, RFDT, GFDT, and BFDT (bit 2 to 0 in ORBK).

Fringing specification unit: Line

Fringing enable register (1 bit × 12) ··· EFRn (n; 1 to 8) (OREFR8), EFRn (n; 9 to 12) (OREFR12)

> "0" ... Disable fringing "1" ... Enable fringing

Fringe colors: 8 or 27

Fringe color specification unit: Display page

Fringe color register (3 bits) ··· RFDT, GFDT, BFDT (bit 2 to 0 in ORBK)

- Note 1: The fringe of 1st column character does not exceed left, and the fringe of 32th character does not exceed right.
- Note 2: Do not specify fringing for the color font.
- Note 3: Do not specify fringing for characters for which double-height display is specified.

RFDT	GFDT	BFDT	Figure color
0	0	0	Setting color of ORCPT0
0	0	1	Setting color of ORCPT1
0	1	0	Setting color of ORCPT2
0	1	1	Setting color of ORCPT3
1	0	0	Setting color of ORCPT4
1	0	1	Setting color of ORCPT5
1	1	0	Setting color of ORCPT6
1	1	1	Setting color of ORCPT7

Table 2.14.6 Fringe Color




Figure 2.14.20 (a) Fringing Example




Figure 2.14.21 (b) Fringing Example




Figure 2.14.22 (c) Fringing Example




Figure 2.14.23 (d) Fringing Example


(4) Double-height display function

It is possible to display a character having the same horizontal size as for the small-size character and the same vertical size as for the medium-size character. This function can be realized by specifying medium-size character display for the character size and setting up the double-height display setting register (ORDCSC). Its specification unit is the row.

Double-height display enable unit: Row

Double-height display enable register (1 bit \times 12): DCSCn (n = 1 to 12) (ORDCSC register)

Character size specification: "10" is set in CSn (n = 1 to 12; ORCS4, ORCS8, and ORCS12).





Note: Do not specify the fringing, smoothing, or slanting character modification function for a row where double-height display is specified.

(5) Displaying a Small-Size Character Consisting of 26 Vertical and 18 Horizontal Dots

It is possible to display small-size characters at vertical intervals of 26 scanning lines. This function is realized by specifying small-size character display and setting up the 26-dot vertical display setting register ORCCD. This specification can be made in line units.

26-dot vertical display enable unit: Row

26-dot vertical display enable register (1 bit \times 12): CCDn (n = 1 to 12) (ORCCD register)

Character size specification: "11" is set in CSn (n = 1 to 12; ORCS4, ORCS8, and ORCS12).




Figure 2.14.25 26-dot Vertical Display

(6) Background function

The background color is the color of all backgrounds including the background of the character area (see Table 2.14.5). The background function is specified in screen units by setting the EBKGD OSD control register (bit 7 in the ORRCL register) to "1". Using the ECBKD OSD control register (bit 3 in the ORDSN register) can enable/disable the character-specific background color.

The background color is specified, using the RBDT, GBDT, and BBDT OSD control registers (bits 6 to 4 in the ORBK register). Setting the ECHDSN OSD control register (bit 3 in the ORDON register) to "1" specifies SLNT (bit 6 in the ORDSN register) and EUL (bit 5 in the ORDSN register), respectively, as RBDT and GBDT. A background color different from that of the screen can be set up as a character-specific background.

Background color enable units: Screen and character

Background enable register (2 bits)

Screen unit: EBKGD (bit 7 in the ORRCL register) Character unit: ECBKD (bit 3 in the ORDSN register)

Background color specification units: Screen and character

Background color specification register

If ECHDSN = 0: RBDT, GBDT, and BBDT (bits 6 to 4 in the ORBK register) If ECHDSN = 1: RBDT, GBDT (bits 6 to 4 in the ORBK register),

SLNT (corresponding to RBDT), and EUL (corresponding to GBDT)

OSD control register		Display status
EBKGD	ECBKD	
0	0	No background is displayed.
0	1	No background is displayed.
1	0	No background is displayed.
1	1	A background is displayed.

Table 2.14.7 Background Color Control

Table 2.14.8 Character-Specific Background Color Setting Function

	Register name	Function	Character-specific background color setting (ECHDSN)		
	name		0	1	
Character modification specification register	SLNT	Slanting	←	RBDT (background color of red)	
	EUL	Underlining	←	GBDT (background color of green)	
	BLF	Blanking	←	\leftarrow	
J A	ECBKE	Character-specific background enable	←	←	

- Note1: When the ECHDSN is set to "1", the background color is specified by RBDT (red) and GBDT (green) bits. In this case, ORCPT0, ORCPT2, ORCPT4 and ORCPT6 are available for color pallet.
- Note 2: OSD output isn't done, and a video signal is indicated in the background area in case of EBKGD=0, ECBKD=0 and EBKGD=1, ECBKD=0.A background area becomes transparent in case of EBKGD=0 and ECBKD=1. That color is indicated when it is piled up and indicated with the area plane. The background color specified in case of EBKGD=1 and ECBKD=1 is indicated.

RBDT	GBDT	BBDT	Background color
0	0	0	Setting color of ORCPT0
0	0	1	Setting color of ORCPT1
0	1	0	Setting color of ORCPT2
0	1	1	Setting color of ORCPT3
1	0	0	Setting color of ORCPT4
1	0	1	Setting color of ORCPT5
1	1	0	Setting color of ORCPT6
1	1	1	Setting color of ORCPT7

Table 2.14.9 Background Color




Figure 2.14.26 Background Function

Note: When the background function is enabled, the line enable the fringing function should not start with a blank character. If it starts with a blank character, a fringe is displayed to the left of the blank character.

2.14.6.5 OSD FDisplay Screen Control

(1) Display on/off

This function is used to display characters specified for on/off display.

Display on/off specification unit: Display page

Display on/off specification register (1 bit) ... DON (bit 0 in ORDON)

"0"	 Disable display
"1"	 Enable display

Note: Do not start STOP mode during display is enable.

(2) Window function

This function is used to set upper and lower limit of display page. Window upper limit is specified by WVSH (ORWVSH). Window lower limit is specified by WVSL (ORWVSL). This function is enabled by setting EWDW (bit 1 in ORDON) in the OSD control register to 1.

Window specification unit: Display page

Window	function	enable specification	register	(1	bit) ·	·· EWDW	(bit 1 in
						ORDO	N)
"0"		Disable window func	tion				
"1"		Enable window funct	ion				

Window upper limit specification register (10 bits) … WVSH9 to 0 (ORWVSH) Window lower limit specification register (10 bits) … WVSL9 to 0 (ORWVSL)

Window upper and lower limit position ...

When VDSMD is "0" (Normal mode):

WVSH = (WVSH9 to WVSH0) $H \times T_{HD}$

```
WVSL = (WVSL9 to WVSL0) H \times T_{HD}
```

When VDSMD is "1" (Double scan mode):

WVSH = (WVSH9 to WVSH0) $H \times 2T_{HD}$

WVSL = (WVSL9 to WVSL0) $H \times 2T_{HD}$

Note 1: T_{HD} ; One cycle of \overline{HD} signal

Note 2: WVSL > WVSH \geq "1"

- Note 3: Modify the value of window upper and lower limit register and the value of EWDW during \overline{VD} signal is low.
- Note 4: It is recommendable that the window function is always enabled (EWDW = "1") and set WVSH to "01H", WVSL to "1FEH".
- Note 5: Characters and symbols at scanning line specified by WVSL are not displayed.




Figure 2.14.27 Display Example




Figure 2.14.28 If WVSH is on a Code Plane

(3) Full-raster blanking function

Full-raster blanking function is used to color the entire background for the display area (TV screen). When using the full-raster blanking function, set YBLCS (bit 2 in ORP6S) to "1", output BL signal from Y/BL pin, because Y signal cannot delete whole display page from video signal.

This function is specified for each display page by setting EXBL (bit 6 in ORRCL) in the OSD register to "1".

Full-raster blanking specification unit: Display page

Full-raster blanking enable register (1 bit) ... EXBL (bit 6 in ORRCL)

- "0" ... Disable full-raster blanking
- "1" ... Enable full-raster blanking

Full-raster blanking color specification...RCLR, RCLG, RCLBregisters (3 bits)(bit 2 to 0 in ORRCL)

RCLR	RCLG	RCLB	Raster plane color
0	0	0	Setting color or ORCPT0
0	0	1	Setting color or ORCPT1
0	1	0	Setting color or ORCPT2
0	1	1	Setting color or ORCPT3
1	0	0	Setting color or ORCPT4
1	0	1	Setting color or ORCPT5
1	1	0	Setting color or ORCPT6
1	1	1	Setting color or ORCPT7

Table 2.14.10 Raster Plane Color

(4) Area plane function

Area plane function is used to display square area to two points on a screen.

Two planes operate independently. They are displayed according to the priority (area plane 1 > area plane 2).

See area plane display position setting in section 2.14.6.3(2) how to set display positions for each area.

Each area plane is set to ON or OFF by AON2 and AON1 (bit 5 and bit 4 in ORRCL).

Area plane colors are set by ACLRx, ACLGx, ACLBx (bit 6 to bit 4 and bit 2 to bit 0 in ORACL, x = 1, 2).

Area plane colors: 8 or 27

Area plane specification unit: plane

Area plane color specification register (6 bit)

Area plane 1: ACLR1/ACLG1/ACLB1 (bit 2 to 0 in ORACL)

Area plane 2: ACLR2/ACLG2/ACLB2 (bit 6 to 4 in ORACL)

ACLRx	ACLGx	ACLBx	Area plane color
0	0	0	Setting color of ORCPT0
0	0	1	Setting color of ORCPT1
0	1	0	Setting color of ORCPT2
0	1	1	Setting color of ORCPT3
1	0	0	Setting color of ORCPT4
1	0	1	Setting color of ORCPT5
1	1	0	Setting color of ORCPT6
1	1	1	Setting color of ORCPT7
			(x: 1, 2)

Table 2.14.11 Area Plane Color

(5) I-pin function

The I-pin output becomes valid only for area planes. Resetting the PIDS OSD control register (bit 3 in the ORP6S register) to "0" causes P57 to work for I-pin output. If you want to produce an I-pin output for area plane 1, set the PISEL1 OSD control register (bit 3 in the ORACL register) to "1". If you want to produce an I-pin output for area plane 2, set the PISEL2 OSD control register (bit 7 in the ORACL register) to "1". The I-pin output depends on the display priority of the area planes.




Figure 2.14.29 OSD Output Examples (a)





Figure 2.14.30 OSD Output Examples (b)



PISEL1 = 1 PISEL2 = 1 Example 12
 <Full-raster display (EXBL = 1, YBLCS = 1)>
 \square Area 1 Halftone Raster Area 2 Halftone dot П မ်ပင် ∢ ВГ ЧО ПО, Р PISEL1 = 1PISEL2 = 0• Example 11 <Full-raster display (EXBL = 1, YBLCS = 1)> Area 1 Halftone Π dot A→ Area where any of font colors R, G, and B is high Raster Area 2 ∢ _ ВГ щŌ In patterns 1, 2 and 3, area plane 1, rather than area plane 2, is displayed. PISEL1 = 0PISEL2 = 1ΎО́Ш → Character display area <Full-raster display (EXBL = 1, YBLCS = 1)> H Raster Area 2 Halftone dot Area 1 Ш ᡟ Example 10 ∢ В Щ Ц Ц Ц Ц Ц Ц Ц Ц

Figure 2.14.32 OSD Output Examples (d)

2.14.6.6 Interrupt Control

(1) Display line counter

The display line counter indicates number of display line (s) by OSD circuit on the TV screen. The display line counter is a 4-bit counter which is initialized to "0" by the falling edge of the $\overline{\text{VD}}$ signal and which increments when last scanning of each display line is completed (falling edge of the $\overline{\text{HD}}$ signal). It is necessary to be read out display line counter several times, because it does not synchronize CPU clock.

Display line counter register (4 bits) ... DCTR (bit 3 to 0 in ORIRC)

"0000" ··· No display line is completed.

"0001" ··· 1st display line is completed.

"0010" ··· 2nd display line is completed.

"1111" … 15th display line is completed.




Figure 2.14.33 Display Line Counter

(2) Interrupt generator circuit

An interrupt request is generated when a falling edge of $\overline{\text{VD}}$ signal or when line counter (DCTR) is counted to the certain value specified by ISDC.

Interrupt source select register (1 bit): SVD (bit 4 in ORIRC)

"0"	 Interrupt request generated when the display line counter (DCTR)
	is counted to the certain value which is specified by ISDC.

"1" ... Interrupt request is generated when a falling edge of $\overline{\text{VD}}$ signal.

Interrupt generation line specification register (4 bits) ··· ISDC (bit 3 to 0 in ORIRC)

"0000"	 Interrupt request generated when the display line counter is
	cleared.
"0001"	 Interrupt request generated at end points of the last scanning
	line of the first display line
"0010"	 Interrupt request generated at end points of the last scanning
	line of the 2'nd display line
to	
"1111"	 Interrupt request generated at end points of the last scanning
	line of the 15'th display line

2.14.6.7 Display Memory Access

(1) Display memory

The display memory is accessed for two purposes, one for writing data to the display memory, and one for reading data from the display memory.

Display memory address specification registers \cdots DMA8 to MDA0 (ORDMA) (9 bits)

Display memory data write registers

Character code write register (9 bits)	··· CRA8 to CRA0 (ORCRA)
Character ornamentation data write registers (6 bits)	···· SLNT, EUL, BLF, RDT, GDT, and BDT (ORDSN)
Character-specific background on/off specification register (1 bit)	··· ECBKD (ORDSN register)

Display memory bank select register MBK (bit 1 in ORETC)

- "0" ... When writing either character code or character ornamentation data
- "1" ... When writing both character code and character ornamentation data
- Note 1: These control registers have a characteristic that immediately when a value is written to the register, the content of the register is transferred as valid data to the OSD circuit/display memory.
- Note 2: The data written to the display memory takes effect at the same time it is written. When character code or character ornamentation data is written to the display memory while it is displaying some character, the character may not be displayed correctly. When writing data to the display memory, make sure no character is being displayed in the memory location where you are going to write data.
- Note 3: When writing data to or reading data from the display memory, do not use two-byte transfer instructions such as "LDW(HL),mn LD rr, (pp)." Otherwise, erroneous data may be written to the display memory or data may be written to an incorrect address.
- Note 4: Allow for at least two instruction cycles between a display memory address write instruction and a data write or read instruction. Also, when continuous writing data to or reading data from the display memory, allow for at least two instruction cycles between one write or read instruction and the next. Otherwise, erroneous data may be written to the display memory or data may be written to an incorrect address.
- Note 5: When setting display memory addresses, always be sure to write all of 9 address bits sequentially in order of DMA8 and DMA7 to DMA0.

1. Normal mode

In normal mode, the display memory addresses are automatically incremented each time data is read from or written to the memory. Because addresses are automatically incremented, this mode may be used for reading from or writing data to multiple continuous addresses simultaneously.

<Display memory write sequence in normal mode>

- (a) When writing either character code or character ornamentation data
 - (1) Set MFYWR, MBK, and RDWRV all to 0.
 - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
 - (3) Writing character code or character ornamentation data
 - Writing character code

Write the most significant bit of character code to CRA8. Go on and write the 8 low-order bits of character code to CRA7 through CRA0. At this point in time, the 9 bits of character code written are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.

• Writing character ornamentation data

Write character ornamentation data to SLNT, EUL, BLF, ECBKD, RDT, GDT, and BDT. At this point in time, the character ornamentation data written are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.

- (4) To write data (character code or character ornamentation data) to continuous addresses, repeat step (3).
- (b) When writing character code and character ornamentation data at a time
 - (1) Set MFYWR to 0, MBK to 1, and RDWRV to 0.
 - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
 - (3) Write character ornamentation data to SLNT, EUL, BLF, ECBKD, RDT, GDT, and BDT. At this point in time, the character ornamentation written are transferred to the display memory.
 - (4) Write the most significant bit of character code to CRA8. Go on and write the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, the 9 bits of character code written and the character ornamentation data written in step (3) are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.
 - (5) To write data to continuous addresses, repeat steps (3) and (4).

<Display memory read sequence in normal mode>

- (a) When reading either character code or character ornamentation data
 - (1) Set MFYWR to 0, MBK to 0, and RDWRV to 1.
 - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
 - (3) Reading character code or character ornamentation data
 - Reading character code

Read the most significant bit of character code to CRA8. Go on and read the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, DMA8 to DMA0 are automatically incremented.

• Reading character ornamentation data

Read character ornamentation data SLNT, EUL, BLF, ECBKD, RDT, GDT, and BDT. At this point in time, DMA8 through DMA0 are automatically incremented.

- (4) To read data (character code or character ornamentation data) from continuous addresses, repeat step (3).
- (b) When reading character code and character ornamentation data at a time
 - (1) Set MFYWR to 0, MBK to 1, and RDWRV to 1.
 - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
 - (3) Read character ornamentation data SLNT, EUL, BLF, ECBKD, RDT, GDT, and BDT.
 - (4) Read the most significant bit of character code to CRA8. Read the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, DMA8 to DMA0 are automatically incremented.
 - (5) To read data from continuous addresses, repeat steps (3) and (4).
- 2. Read-modify-write mode

When writing data in read-modify-write mode, the display memory addresses are automatically incremented as in normal mode, but when reading data in this mode, the memory addresses are not automatically incremented.

Therefore, immediately after executing a read from some display memory address, you can execute a write to the same display memory address. After executing a write, the display memory addresses are automatically incremented.

- (a) Reading/writing either character code or character ornamentation data in read-modify-write mode
 - (1) Set MFYWR to 1 and MBK to 0, and RDWRV to 1.
 - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
 - (3) Reading character code or character ornamentation data
 - Reading character code

Read the most significant bit of character code to CRA8. Read the 8 low-order bits of character code to CRA7 to CRA0. DMA8 to DMA0 are not incremented.

• Reading character ornamentation data

Read character ornamentation data SLNT, EUL, BLF, ECBKD, RDT, GDT, and BDT. DMA8 to DMA0 are not incremented.

- (4) Writing character code or character ornamentation data
 - Set RDWRD to "0".
 - Writing character code

Write the most significant bit of character code to CRA8. Go on and write the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, the 9 bits of character code written are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.

• Writing character ornamentation data

Write character ornamentation data to SLNT, EUL, BLF, ECBKD, RDT, GDT, and BDT. At this point in time, the character ornamentation data written are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.

- (5) To continue executing read-modify-write operations, repeat steps (1) to (4). To read/write data (character code or character ornamentation data). To continue executing read modify-write mode from continuous addresses, repeat steps (3) and (4).
- (b) Reading/writing both character code and character ornamentation data in read-modify-write mode
 - (1) Set MFYWR to 1, MBK to 1.
 - (2) Write the most significant address bit of the display memory to DMA8. Go on and write the 8 low-order address bits of the display memory to DMA7 to DMA0.
 - (3) Read character ornamentation data SLNT, EUL, BLF, ECBKD, RDT, GDT, and BDT. At this point in time, DMA8 to DMA0 are not incremented.
 - (4) Read the most significant bit of character code to CRA8. Read the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, DMA8 to DMA0 are not incremented.
 - (5) Set RDWRD to "0".
 - (6) Write character ornamentation data to SLNT, EUL, BLF, ECBKD, RDT, GDT, and BDT. At this point in time, the character ornamentation data written is transferred to the display memory.
 - (7) Write the most significant bit of character code to CRA8. Go on and write the 8 low-order bits of character code to CRA7 to CRA0. At this point in time, the 9 bits of character code written and the character ornamentation data written in step (6) are transferred to the display memory, and DMA8 to DMA0 are automatically incremented.
 - (8) To continue executing read-modify-write operations, repeat steps (1) to (7). (To read/write data to and from continuous addresses in read-modify-write mode, repeat steps (3) to (7).)

		R	D	WR				
		Character ornamentation	Character code	Character ornamentation	Character code			
MFYWR = 0	MBK = 0	INC	INC	INC	INC			
	MBK = 1	-	INC	-	INC			
MFYWR = 1	MBK = 0	-	-	INC	INC			
IVIEY VVR = 1	MBK = 1	-	-	-	INC			

Table 2.14.12	Address	Increment
10010 2.14.12	Audicas	

INC: Automatic address increment at read or write.

-: No address change at data read or write.

Example: Setting a character code (020H) to the display memory (Address: 120H) and setting a character ornamentation (001H) for character code 020H and display memory address 120H

memory addre	ss 12011.	
MBK = 0		
; Set disp	olay memory	
LD	(0x25),	0x01
LD) (0x24),	0x20
; Set cha	racter code	
LD) (0x1F),	0x00
LD	(0x1E),	0x20
; Set disp	olay memory a	Igain
LD	(0x25),	0x01
LD) (0x24),	0x20
; Set cha	racter orname	entation
LD	(0x1D)	, 0X01
MBK = 1		
; Set disp	olay memory	
LD	(0x25),	0x01
LD	(0x24),	0x20
; Set cha	racter orname	entation
LD	(0x1D)	, 0X01

2.

1.

; S	et charact	ter code	
	LD	(0x1F),	0x00
	LD	(0x1E),	0x20

- Note 1: To write character data into the display memory, first write into register CRA8 and then write into registers CRA7 to CRA0. When data is written into registers CRA7 to CRA0, DMA is incremented. It is impossible to write into the display memory for CRA7 to CRA0 alone. If no data is written into register CRA8 while data is written into registers CRA7 to CRA0, the value previously written into register CRA8 is written into the associated display memory.
- Note 2: To read data from the display memory, first read from register CRA8, and then read from registers CRA7 to CRA0. When data is read from registers CRA7 to CRA0, DMA is incremented.
- Note 3: There should be a time interval of at least two machine cycles between a DMA set instruction and a data write/read instruction. There should be a time interval of at least two machine cycles between a data write instruction and a data read instruction.

(2) Characters

•

If ROMACH (bit 5 in ORDON) = 0

Characters: 383 monochrome font characters and 96 color font characters

Character specification register (9 bits): CRA8 to CRA0 (bits 8 to 0 in the ORCRA register)

Character codes: User-programmable in character ROM

Monochrome font codes "001H" to "17FH"

Color font codes "180H" to "1DFH"

• If ROMACH (bit 5 in ORDON) = 1

Characters: 447 monochrome font characters and 64 color font characters

Character specification register (9 bits): CRA8 to CRA0 (bits 8 to 0 in the ORCRA register)

 $Character \ codes \vdots \ User \ programmable \ in \ character \ ROM$

Monochrome font codes "001H" to "17FH", "1C0H" to "1DFH", "1F0H" to "1FFH" Color font codes "180H" to "1BFH"

(3) Character color

Character colors: 8 or 27

Character color specification unit: Character

Character color specification register (3 bits): RDT/GDT/BDT (bit2 to 0 in ORDSN)

RDT	GDT	BDT	Character color
0	0	0	Setting color of ORCPT0
0	0	1	Setting color of ORCPT1
0	1	0	Setting color of ORCPT2
0	1	1	Setting color of ORCPT3
1	0	0	Setting color of ORCPT4
1	0	1	Setting color of ORCPT5
1	1	0	Setting color of ORCPT6
1	1	1	Setting color of ORCPT7

Table 2.14.13 Character Color

(4) Blinking function

Blinking function is used to blink display characters.

When BKMF is "1", characters specified for blinking by BLF are not displayed. (If the background color function is used, the background color is not disappeared.)

Blinking specification unit: Character

Blinking specification register (1 bit) ··· BLF (bit 4 in ORDSN)

"0" ... No blinking

"1" ... Blinking

Blinking master specification register (1 bit) --- BKMF (bit 5 in ORETC)

"0" ... Disable blinking

- "1" ... Enable blinking (Characters whose BLF are set to "1" are not displayed.)
- Note: Regarding the extra dot of the left and/or right character by fringing function, it is not enabled as blink.

(5) Underline function

Underline function is used to add a line under a display character. The underline is same color as that of character.

Underline specification unit: Character/Line

Underline enable register (Character unit) (1 bit) ... EUL (Bit 5 in ORDSN)

"0" … No underline "1" … Underline

Underline enable register (Line unit) (1 bit \times 12) \cdots EULAn (n: 1 to 8) (OREULA8), EULAn (n: 9 to 12) (OREULA12)

Underline colors: 8 or 27

Underline color specification registers (3 bits) … RDT, GDT, BDT (Bit 2 to 0 in ORDSN) (refer to Table 2.15.10)

- Note 1: To use the underline function, set both the underline enable register for underlining text in characters and that for underlining text in lines. If the former register (EUL) only is set, an underline is not displayed.
- Note 2: A color font underline can be displayed in colors set up using RDT, GDT, and RDT.




Figure 2.14.34 Underline

(6) Solid space control

Solid space control is used to display one column of solid space to the left and right of 32 columns.

Solid space control is used to delete the Video signal in the areas where solid spaces are located in the original display page, then add color (raster color) to them.

Solid space specification unit: line

Solid space specification register (24 bits)

For line 1	SOL11 and SOL10 (Bits 1 and 0 in ORSOL4)
For line 2	SOL21 and SOL20 (Bits 3 and 2 in ORSOL4)
÷	: :
For line 12	SOL121 and SOL120 (Bits 7 and 6 in ORSOL12)

Solid space specification

The solid space control functions as follows:

SOLx1/SOLx0 (x = 1 to 12)

"00"	 No solid space display
"01"	 Solid space display left for 32 columns
"10"	 Solid space display right for 32 columns
"11"	 Solid space display left and right for 32 columns

Solid space color specification registers (3 bits)

··· RBDT, GBDT, BBDT (Bits 2 to 0 in ORBK)

(Same color as that of background)




Figure 2.14.35 Solid Space

(7) Slant function


Slant function is used to slant characters for italics.

Slant specification unit: Character


Slant enable register (1 bit) ··· SLNT (Bit 6 in ORDSN)

"0" ... No slant "1" Slant

- Note 1: SLANT function is enabled each characters, and therefore, in case of using background function, this color of the Background is enable as slant. Regarding the extra dots of the left and/or right character by fringing function, it is not enabled as slant.
- Note 2: When a character is slanted in an area, which overlaps with the character field, the overlap is also slanted.
- Note 3: If slanting a character causes part of the character to get into the character field to the immediate right of the character, then this part is not displayed.
- Note 4: R, G, B, and Y are all slanted. Thus, if the Y signal is selected, a video signal is displayed above and to the left of the slant character. If the specified background color is black, setting YBLCS to "1" prevents the upper-left video signal for a slant character from being displayed.
- Note 5: When a character is slanted, the dot data to the immediate left of the character is also slanted.
- Note 6: Do not specify slanting for the color font.



When an entire character field (including its background) contains dots:






Figure 2.14.36 Slant

(8) Functions supporting PAL100/NTSC120

This LSI package supports the PAL (Phase Alternating Lines) 100 and NTSC (National Television System Community) 120 broadcasting systems. Figure 2.14.35 schematically shows the supported screen scanning method.




Figure 2.14.37 PAL100/NTSC120 Image Scanning Lines (Schematic Diagram)

PAL100 support enable unit: Screen

PAL100 support enable register (1 bit): EPAL100 (bit 5 in the ORDON register)

PAL100 screen display start enable register (1 bit): PALTRG (bit 0 in the ORSTRG register)

To support PAL100/NTSC120, follow this procedure.

- (a) To use PAL100/NTSC120, set the EPAL100 OSD control register (bit 5 in the ORDON register) to "1".
- (b) Read the phase detection results, PDF0 to PDF2, of the horizontal sync signal (HD) and the vertical sync signal (VD) (bits 6, 5, and 0 in the JESR jitter elimination status register) each time a VD interrupt occurs.
- (c) By reading the phase detection results PDF0 to PDF2, the phase of screen scanning is determined according to the detected field (1st or 2nd field).
- (d) Write PALTRG (bit 0 in the ORSTRG register) during the second cycle of the 2nd field (2nd field 2).

Once PALTRG has been written, it becomes possible to support PAL100/NTSC120 for OSD display in the next field (1st field).

- Note 1: Use software to determine the write timing for PALTRG.
- Note 2: It is impossible to normally display the screen on the field of which PALTRG is written.
- Note 3: To read the phase detection results PDF0 to PDF2, write "1" to the JEEN jitter elimination control register (bit 2 in the JECR register) to enable the jitter elimination circuit.

2.14.6.8 OSD Control Registers

Can not access all OSD control registers in any of read-modify-write instructions such as bit operation, etc.

0RHS1	7	6	5	4	3	2	1	0	_		
(00F81H)	HS17	HS16	HS15	HS14	HS13	HS12	HS11	HS10	(Initial value: 0000 0000)		
	Horizont	al display	start posi	tion speci	fication						Write only
ORVS1	7	6	5	4	3	2	1	0	_		
(00F82H)	VS17	VS16	VS15	VS14	VS13	VS12	VS11	VS10	(Initial value: 0000 0	000)	
(00F83H)	-	-	_	_			VS19	VS18	(Initial value: **** *	*00)	
ORVS2									-		
(00F84H)	VS27	VS26	VS25	VS24	VS23	VS22	VS21	VS20	(Initial value: 0000 0	000)	
(00F85H)	-	-		_			VS29	VS28	(Initial value: **** *	*00)	
ORVS3											
(00F86H)	VS37	VS36	VS35	VS34	VS33	VS32	VS31	VS30	(Initial value: 0000 0	000)	
(00F87H)		-	_	_		_	VS39	VS38	(Initial value: **** *	*00)	
ORVS4											
(00F88H)	VS47	VS46	VS45	VS44	VS43	VS42	VS41	VS40	(Initial value: 0000 0	000)	
(00F89H)	_	-	-	-	_	-	VS49	VS48	(Initial value: **** *	*00)	
ORVS5											
(00F8AH)	VS57	VS56	VS55	VS54	VS53	VS52	VS51	VS50	(Initial value: 0000 0	000)	
(00F8BH)	_	-	-	-	_	_	VS59	VS58	(Initial value: **** *	*00)	
ORVS6											
(00F8CH)	VS67	VS66	VS65	VS64	VS63	VS62	VS61	VS60	(Initial value: 0000 0	0000)	
(00F8DH)	-	-	-	-	—	_	VS69	VS68	(Initial value: **** *	*00)	
ORVS7									-		
(00F8EH)	VS77	VS76	VS75	VS74	VS73	VS72	VS71	VS70	(Initial value: 0000 0	0000)	
(00F8FH)	-	-	-	-	-	-	VS79	VS78	(Initial value: **** *	*00)	
ORVS8									-		
(00F90H)	VS87	VS86	VS85	VS84	VS83	VS82	VS81	VS80	(Initial value: 0000 0	000)	
(00F91H)	_	-	-	-	-	-	VS89	VS88	(Initial value: **** *	*00)	
ORVS9											
(00F92H)	VS97	VS96	VS95	VS94	VS93	VS92	VS91	VS90	(Initial value: 0000 0	000)	
(00F93H)	_	-	-	_	_	_	VS99	VS98	(Initial value: **** *	*00)	
ORVS10											
(00F94H)	VS107	VS106	VS105	VS104	VS103	VS102	VS101	VS100	(Initial value: 0000 0	0000)	
(00F95H)	-	-	-	-	-	-	VS109	VS108	(Initial value: **** *	*00)	
									-		
ORVS11 (00F96H)	VS117	VS116	VS115	VS114	VS113	VS112	VS111	VS110	(Initial value: 0000 0	000)	
(00F97H)	_	-	-	_	_	_	VS119	VS118	(Initial value: **** *	,	
. ,		• '			·					- /	
ORVS12 (00F98H)	VS127	VS126	VS125	VS124	VS123	VS122	VS121	VS120	(Initial value: 0000 0	0000	
(00F99H)		_	-	_			VS121 VS129	VS120	(Initial value: 0000 0 (Initial value: **** *	,	
(00. 001)	·	•'			·					·	1
	VSn8 to	VSn8 to 0 Vertical display start position for line n									

Vertical display start position for line n VSn8 to 0 only (n: 1 to 12)

Note 1: If display lines are overlapped each other, previous display line is enabled and next line is disabled. Set the vertical display start position not to overlap display lines.

Note 2: Transfer the contents of vertical display start position registers into OSD circuit before a position of the scanning line coincides with their own vertical display start position.

ORCS4	7	6	5	4	3	2	1	0				
(00F9AH)	CŞ₄	4	CS	3 3	C	Ş2	CS	Ş1	(Initial value: 0000	0000)	
ORCS8 (00F9BH)	CŞE	3	CS	§7	C	Ş6 CŞ5		(Initial value: 0000	0000)		
ORCS12 (00F9CH)	CS1	2	CS	11	CS	Ş10	CS	Ş9	(Initial value: 0000	0000)	
	CSn		cter size a for line n	and displa	у	01: La 10: M	splay off arge size iddle size mall size				Write only	
	(n											
OREULA8 (00F9DH) OREULA12 (00F9EH)	EULA8	EULA7	EULA6	EULA5	EULA4 EULA3 EULA2 EULA1 EULA12 EULA11 EULA10 EULA9			(Initial value: 0000 (Initial value: ****				
	EULAn	Under line n	line for dis	play line	for		splay off splay on					
										(n: 1	to 12)	
OREFR8	7	6	5	4	3	2	1	0				
(00F9FH) OREFR12	EFR8	EFR7	EFR6 EFR5		EFR4	EFR3	EFR2	EFR1	(Initial value: 0000			
(00FA0H)					EFR12	EFR11	EFR10	EFR9	(Initial value: ****	0000)		
	EFRn	•	ng enable er for line i	•	tion	n 0: Disable fringing 1: Enable fringing					Write only	
										(n: 1	to 12)	
ORSLO4 (00FA2H)	SLO	4	SL	03	SL	.02	SL	01	(Initial value: 0000	0000)	
ORSLO8					1		1					
(00FA3H)	SLO	8	SL	07	SL	.06	SL	O5	(Initial value: 0000	0000)	
ORSLO12 (00FA4H)	SLO ²	12	SLO11		SLO	O10	SL	09	(Initial value: 0000	0000)	
	SLOn Solid space for line n						 00: No solid space display 01: Solid space display left 10: Solid space display right 11: Solid space display left and right 				Write only	

(n: 0 to 12)

ORBK (00FA5H)	7	6 5 4 RBDT GBDT BBDT	3 -	2 RFDT	1 GFDT	0 BFDT	(Initial value:	0000 0000)	
	RBDT/ GBDT/ BBDT	Background color select		001: Set 010: Set 011: Set 000: Set 101: Set 110: Set	ting color ting color ting color ting color ting color ting color	of ORCP1 of ORCP1 of ORCP1 of ORCP1 of ORCP1 of ORCP1 of ORCP1 of ORCP1	F1 F2 F3 F4 F5 F6		Write
	RFDT/ GFDT/ BFDT	Fringing color select		001: Set 010: Set 011: Set 000: Set 101: Set 110: Set	ting color ting color ting color ting color ting color ting color	of ORCP1 of ORCP1 of ORCP1 of ORCP1 of ORCP1 of ORCP1 of ORCP1 of ORCP1	F1 F2 F3 F4 F5 F6		only

ORACL	7	6	5	4	3	2	1	0				
(00FA6H)	PISEL2	ACLR2	ACLG2	ACLB2	PISEL1	ACLR1	ACLG1	ACLB1	(Initial value: 0000 0000)			
	ACLR2/ ACLG2/ ACLB2	CLG2/ Area 2 plane color select				001: Set 010: Set 011: Set 000: Set 101: Set 110: Set	ting color ting color ting color ting color ting color ting color	of ORCPTC of ORCPT1 of ORCPT2 of ORCPT3 of ORCPT4 of ORCPT5 of ORCPT6	1 2 3 4 5 5			
	ACLR1/ ACLG1/ ACLB1 Area 1 plane color select				000: Set 001: Set 010: Set 011: Set 000: Set 101: Set 110: Set	ting color ting color ting color ting color ting color ting color	of ORCPT7 of ORCPT0 of ORCPT1 of ORCPT2 of ORCPT3 of ORCPT4 of ORCPT5 of ORCPT6 of ORCPT7	0 1 2 3 4 5 5	Write only			
	PISEL2						Not assign half transparency for area 2 plane Assign half transparency for area 2 plane					
	PISEL1						•	•	cy for area 1 plane or area 1 plane			

ORIV	7	6	5	4	3	2	1	0		
(00FBBH)	VDPOL	HDPOL	YBLII	RGBII	YIV	BLIV	RGBIV	IIV	(Initial value: 0000 0000))
	VDPOL	\overline{VD} in	put polari	ty select		0: Non-ir 1: Invert				
	HDPOL	HD in	put polari	ty select		0: Non-invert input signal 1: Invert input signal				
	YBLII	Y/BLI	N input po	larity sele	ct	0: Active 1: Active				
	RGBII	RIN, C	GIN, BIN ir	nput polari	ity select	0: Active 1: Active	0			Write
	YIV	Y outp	out polarity	/ select		0: Active high 1: Active low				
	BLIV	BL ou	tput polari	ty select		0: Active high 1: Active low				
	RGBIV	R, G,	B output p	olarity se	lect	0: Active high 1: Active low				
	IIV	l outp	ut polarity	select		0: Active high 1: Active low				
ORDMA	7	6	5	4	3	2	1	0		
(00024H)	DMA7	DMA6	DMA5	DMA4	DMA3	DMA2	DMA1	DMA0	(Initial value: 0000 0000))
(00025H)			-	-	_	DMA8 (Initial value: **** ***()
	DMAn	Dis	play mem	ory addres	SS					Write only
									(n:	0 to 8)

Note: It is necessary to write all bits of display memory address, writing DMA7 to DMA0 after DMA8, when writing display address.

ORDSN	7	6	5	4	3	2	1	0			
(0001DH)		SLNT	EUL	BLF	ECBKD	RDT	GDT	BDT	(Initial value: **** ****)		
	SLNT	Slant registe	enable sp er	ecificatior	l	0: Disable slant 1: Enable slant					
	EUL	Under registe	line enabl er	e specific	ation	0: Disable underline 1: Enable underline					
	BLF	Blinkii registe	ng enable er	specificat	tion		e blinking e blinking				
	ECBKD		icter-spec specificat	•	round	0: Disable backgournd color display 1: Enable backgournd color display					
	RDT/ GDT/ BDT		on/off specification				ting color ting color ting color ting color ting color ting color ting color	of ORCP1 of ORCP1 of ORCP1 of ORCP1 of ORCP1 of ORCP1 of ORCP1	Write C1 C2 C3 C4 C5 C6		

Note: To display a background color, write "1" to EBKGD (bit 7 in the ORRCL register) to enable the background function enable register for the entire screen.

ORCRA (0001EH) (0001FH)	7 CRA7	6 5 4 3 CRA6 CRA5 CRA4 CRA3 - - - - Character code	2 1 0 CRA2 CRA1 CRA0 - - CRA8 (Initial value: **** **** (Initial value: **** **** (Initial value: **** ****	
ORWVSH (00FBCH) (00FBDH)	7	ite or read CRA7 to CRA0 af <u>6 5 4 3</u> <u>/VSH6 WVSH5 WVSH4 WVSH3</u> <u> </u>	2 1 0	,
	WVSLn	Window upper limit position	(n:	only 0 to 9)
ORWVSL (00FBEH) (00FBFH)		6 5 4 3 VVSL6 WVSL5 WVSL4 WVSL3	2 1 0 WVSL2 WVSL1 WVSL0 (Initial value: 0000 0000 - WVSL9 WVSL8 (Initial value: **** **000	,
ORDON (00F80H)	VVSLn	6 5 4 3 - EPAL100 ROMACH ECHDSN	2 1 0	0 to 9)
	EPAL100 ROMACH	PAL100 mode specification register Monochrome/color font area switching register	 0: PAL100 mode disable 1: PAL100 mode enable 0: 383 monochrome font characters 96 color font characters 1: 447 monochrome font characters 64 color font characters 	-
	ECHDSN	Character-specific background color setting on/off specification register	 Character-specific background color setting off Character-specific background color setting on 	Read/ Write
	RGWR	Data transfer control OSD register	 0: (Initial setting) 1: Written data is transferred to the OSD circuit (cleared to "0" after the transfer). 	
	EWDW	Window enable specification register	0: Window specification off 1: Window specification on	-
	DON	Display on/off specification register	0: Display off 1: Display on	

Note 1: *: Don't care

Note 2: All OSD control registers cannot use the read-modify-write instructions. (Bit manipulation instructions such as SET, CLR, etc. and logical operation such as AND, OR, etc.)

ORRCL	7	6	5	4	3	2	1	0				
(00FA7H)	EBKGD	EXBL	AON2	AON1	-	RCLR	RCLG	RCLB	(Ir	itial value: 000	00 *000)	
						T						
	EBKGD	U U		ction enab	le	0: No ba	ckground	function				
	LDIGD	specif	ication reg	gister		1: Backg	round fun	ction enab	ble			
	EXBL	Full-ra	ster blan	king enable	•	0: No Fu	ll-raster bl	anking				
	EXDL	specif	ication reg	gister		1: Full-ra	ister blank	ing				
	AON2	Area 2	2 plane di	splay enab	le	0: No are	ea 2 plane	display				
	AONZ	specif	ication reg	gister		1: Area 2	2 plane dis	play enab	ole			
	AON1	Area ?	1 plane di	splay enab	le	0: No area 1 plane display						
	AUNT	specif	ication reg	gister		1: Area 1	1: Area 1 plane display enable					
						000: Set	ting color	of ORCP1	Γ0			only
						001: Set	ting color	of ORCP1	[1			
						010: Set	ting color	of ORCP1	2			
	RCLR/ RCLG/	Deate	r nlana aa	lor select		011: Set	ting color	of ORCP1	T3			
	RCLB	Nasie	i plane co	ioi seleci		000: Set	ting color	of ORCP1	-4			
						101: Set	ting color	of ORCP1	5			
						110: Set	ting color	of ORCP1	6			
						111: Set	ting color	of ORCP1	7			

ORAHS1	7	6	5	4	3	2	1	0		
(00FA8H)	AHS17	AHS16	AHS15	AHS14	AHS13	AHS12	AHS11	AHS10	(Initial value: 0000 0000))
(00FA9H)	-	-	_		_	_		AHS18	(Initial value: **** ***0	,
	:								Υ.	,
ORAHE1 (00FAAH)	AHE17	AHE16	AHE15	AHE14	AHE13	AHE12	AHE11	AHE10	(Initial value: 0000 0000))
(00FABH)	-	-	-	-	-	-	-	AHE18	(Initial value: **** ***0	,
(*****=**)	:								(,
	AHS1		izontal sta							Write
	AHE1	n Hor	izontal en	d point fo	r area 1 p	lane			,	only
									(n:	0 to 8)
ORAVS1										
(00FACH)	AVS17	AVS16	AVS15	AVS14	AVS13	AVS12	AVS11	AVS10	(Initial value: 0000 0000))
(00FADH)	_	_			_	_	AVS19	AVS18	(Initial value: **** **00	,
,	'	/						1	,	,
ORAVE1 (00FAEH)	AVE17	AVE16	AVE15	AVE14	AVE13	AVE12	AVE11	AVE10	(Initial value: 0000 0000))
(00FAFH)					-		AVE19	AVE18	(Initial value: **** **00	,
(0017.011)	!	<u></u>	!					/	(initial ratio) of	<i>,</i>
	AVS1		tical start	•						Write
	AVE1	n Ver	tical end p	point for a	rea 1 plar	IE				only
									(n:	0 to 9)
ORAHS2										
(00FB0H)	AHS27	AHS26	AHS25	AHS24	AHS23	AHS22	AHS21	AHS20		
(00FB1H)	-	-	-	-	-	-	-	AHS28		
				•						
ORAHE2 (00FB2H)	AHE27	AHE26	AHE25	AHE24	AHE23	AHE22	AHE21	AHE20	(Initial value: 0000 0000	N
(00FB3H)								AHE28	(Initial value: **** ***0	,
	!	·	/			L	L	741220		,
	AHS2		izontal sta							Write
	AHE2	n Hor	izontal en	d point fo	r area 2 p	lane				only
									(n:	0 to 8)
ORAVS2 (00FB4H)	AVS27	AVS26	AVS25	AVS24	AVS23	AVS22	AVS21	AVS20	(Initial value: 0000 0000))
(00FB5H)	-	-	-	-	-	-	AVS29	AVS28	(Initial value: **** **00	,
	!	!					71025	711020)
ORAVE2		41/500						11/200	<i>"</i> , <i>"</i>	.,
(00FB6H)	AVE27	AVE26	AVE25	AVE24	AVE23	AVE22	AVE21	AVE20	(Initial value: 0000 0000	,
(00FB7H)	·	;	;	i -	i -	i	AVE29	AVE28	(Initial value: **** **00)
	AVS2	n Ver	tical start	point for a	area 2 pla	ne				Write
	AVE2	n Ver	tical end p	point for a	rea 2 plar	ie				only
									1	0 (0)

only (n: 0 to 9)

ORP6S	7	6	5	4	3	2	1	0				
(00FBAH)	P67S	P66S	P65S	P64S	PIDS	YBLCS	MF	PXS	(Initial value: 0000 0000))		
	P67S to P64S	P6 po	rt output s	elect			0: R, G, B, Y/BL signal output 1: Port contents output					
	PIDS	l pin o	utput sele	ct		0: I signa 1: Port co	I output ontents o	utput				
	YBLCS	Y/BL s	signal sele	ect		0: Y signal output 1: BL signal output						
	MPXS	R, G,	B, Y/BL si	gnal seleo	ct	highe 01: Outpu 10: Outpu	r priority.) it of signa it of signa taneous	al from inte	nal from the OSD circuit has rnal OSD circuit ernally input ternally input signal has higher	only		
ORETC (00FB8H)	7 VDSMD	6 "0"	5 BKMF	4 ESMZ	3 "0"	2 MFYWR	1 MBK	0 RDWRV	(Initial value: 0000 0000))		
	VDSMD	Scan	mode sele	ect		0: Normal mode 1: Double scan mode						
	BKMF	Blinkir	ng master			0: Double blinking 1: Enable blinking						
	ESMZ	Smoo registe	thing enat er	ole specifi	cation		e smooth e smoothi	0				
	MFYWR	Displa select	y memory	read mo	de	0: Normal mode 1: Read-modify-write-mode						
	MBK	Displa switch	ly memory ing	/ bank		0: Access to either character code or character display options 1: Access both character code and character display option						
	RDWRV		write mod Il mode	e select a	t	0: Data write mode for display memory 1: Data read mode for display memory						

Note: Clear "0" to bit 6 and 3 in ORETC.

ORIRC	7	6 5 4 3	2 1 0					
(00FB9H)		SDV	ISDC (Initial value: ***0 0000)				
	SVD	Interrupt source select	 0: Interrupt request by ISDC value 1: Interrupt request at falling edge of VD signal 					
	ISDC	Interrupt generation line select	 When the line display of the ISDC value ends (with the falling edge of HD signal) while SVD = 0, interrupt request is generated. 0000: Request interrupt when display of low-order 4 bits "0000" of DCTR ends. 0001: Low-order 4 bits "0001" of DCTR 0010: Low-order 4 bits "0010" of DCTR 0011: Low-order 4 bits "0010" of DCTR 0101: Low-order 4 bits "0100" of DCTR 0101: Low-order 4 bits "0101" of DCTR 0101: Low-order 4 bits "0101" of DCTR 0101: Low-order 4 bits "0110" of DCTR 0101: Low-order 4 bits "0111" of DCTR 0111: Low-order 4 bits "0111" of DCTR 0102: Low-order 4 bits "1010" of DCTR 0103: Low-order 4 bits "1001" of DCTR 1004: Low-order 4 bits "1001" of DCTR 1015: Low-order 4 bits "1011" of DCTR 1016: Low-order 4 bits "1111" of DCTR 1107: Low-order 4 bits "1111" of DCTR 1111: Low-order 4 bits "1111" of DCTR 	Write only				
ORIRC (00FB9H)			_ DCTR _ (Initial value: **** 0000))				
	DCTR	Display line counter	 0000: No line display or when the display of the 16th line ends. 0001: 1st line display ends. 0010: 2nd line display ends. 0011: 3rd line display ends. 0100: 4th line display ends. 0101: 5th line display ends. 0110: 6th line display ends. 0111: 7th line display ends. 1000: 8th line display ends. 1001: 9th line display ends. 1010: 10th line display ends. 1011: 11th line display ends. 1011: 11th line display ends. 1101: 12th line display ends. 1101: 12th line display ends. 1101: 13th line display ends. 1111: 15th line display ends. 	Read only				

Note: The display line counter also increments when a line with all blank data or a line with display off is specified.

If display lines are overlapped each other, previous display line is enabled and next line is disabled. At this time, the display line counter also increments.

ORDCSC	7	6 5	4 3	2	1	0		
(00FC4H)	DCSC8 D	CSC7 DCSC6	DCSC5 DCSC4	DCSC3	DCSC2	DCSC1	(Initial value: 0000 0000)	
(00FC5H)	·	i	– DCSC12	CDSC11	CDSC10	CDSC9	(Initial value: **** 0000)	
	DCSCn	n: Double-height row n n: 1 to 12	specification for	charact 1: Display	er display a doubl	is specifie e-height	character when medium-size	Write only
						is specifie		
			character size, an			,	in the ORCSm (m = 4, 8, 12) re 12).	egister,
	7	6 5	4 3	2	1	0		
ORCPT0 (00FC6H)	CPT0MD1 F	Fixed CPT0R1	CPT0R0 CPT0G1	CPT0G0	CPT0B1	CPT0B0	(Initial value: 0000 0000))
ORCPT1	7	6 5	4 3	2	1	0		
(00FC7H)	[]	- CPT1R1	CPT1R0 CPT1G1	CPT1G0	CPT1B1	CPT1B0	(Initial value: **00 0000)
ORCPT2	7	6 5	4 3	2	1	0		
(00FC8H)		- CPT2R1	CPT2R0 CPT2G1	CPT2G0	CPT2B1	CPT2B0	(Initial value: **00 0000)
ORCPT3	7	6 5	4 3	2	1	0		
(00FC9H)		- CPT3R1	CPT3R0 CPT3G1	CPT3G0	CPT3B1	CPT3B0	(Initial value: **00 0000)
ORCPT4 (00FCAH)	7	6 5 - CPT4R1	4 3 CPT4R0 CPT4G1	2 CPT4G0	1 CPT4B1	0 CPT4B0	(Initial value: **00 0000)
ORCPT5 (00FCBH)	7	6 5 - CPT5R1	4 3 CPT5R0 CPT5G1	2 CPT5G0	1 CPT5B1	0 CPT5B0	(Initial value: **00 0000)
. ,	7	6 5	4 3	2	1		·	,
ORCPT6 (00FCCH)	7		CPT6R0 CPT6G1	Z CPT6G0		0 CPT6B0	(Initial value: **00 0000)
ORCPT7 (00FCDH)	7	6 5 - CPT7R1	4 3 CPT7R0 CPT7G1	2 CPT7G0	1 CPT7B1	0 CPT7B0	(Initial value: **00 0000)
	CPT0MD1	27-color mode specification register	0: 8-color mode 1: 27-color mode					Write only
			CPTC	0MD1 = 0			CPTOMD1 = 1	Ī
	CPTxR0 CPTxR1	R luminance specification register	CRTxR1 = 0, CR CRTxR1 = 0, CR CRTxR1 = 1, CR CRTxR1 = 1, CR	TxR0 = 0: TxR0 = 1: TxR0 = 0:	Light red Light red	CRTxR CRTxR	1 = 0, CRTxR0 = 0: No output 1 = 0, CRTxR0 = 1: Dark red 1 = 1, CRTxR0 = 0: Dark red 1 = 1, CRTxR0 = 1: Light red	
	CPTxG0 CPTxG1	G luminance specification register	CRTxG1 = 0, CR CRTxG1 = 0, CR CRTxG1 = 1, CR CRTxG1 = 1, CR	TxG0 = 1: I TxG0 = 0: I	_ight gree _ight gree	n CRTxG n CRTxG	1 = 0, CRTxG0 = 0: No output 1 = 0, CRTxG0 = 1: Dark green 1 = 1, CRTxG0 = 0: Dark green 1 = 1, CRTxG0 = 1: Light green	Write only
	CPTxB0 CPTxB1	B luminance specification register	CRTxB1 = 0, CR CRTxB1 = 0, CR CRTxB1 = 1, CR CRTxB1 = 1, CR	TxB0 = 1: TxB0 = 0:	Light blue Light blue	CRTxB CRTxB	1 = 0, CRTxB0 = 0: No output 1 = 0, CRTxB0 = 1: Dark blue 1 = 1, CRTxB0 = 0: Dark blue 1 = 1, CRTxB0 = 1: Light blue	
ORSTRG1	7	6 5	4 3	2	1	0		
(00FCEH)					[PALTRG	(Initial value: **** ***0)	
	PALRG	PAL100 mode trigger start register	0: PAL trigger sto 1: PAL trigger sta	•				Write only

_	-					-					
Register	Register		54.0	1	egister bit co	-				Bit contents	R/W
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0001D	ORDSN	-	SLNT	EUL	BLF	ECBKD	RDT	GDT	BDT	When ECHDSN = 0 SLNT = 1: Slant enable, 0: Slant disable EUL = 1: Underline display on, 0: Underline display off When ECHDSN = 1 SLNT: Background color red EUL: Background color green BLF = 1: Blinking enable, 0: Blinking disable ECBKD = 1:Character background color display enable, Character background color display disable	R/W
0001E	ORCRA	CRA7	CRA6	CRA5	CRA4	CRA3	CRA2	CRA1	CRA0		
0001F		_	_	-	_	_	-	_	CRA8	CRAx: Character code (x: 0 to 8)	R/W
00024	ORDMA	DMA7	DMA6	DMA5	DMA4	DMA3	DMA2	DMA1	DMA0		
00025		-	-	-	-	-	-	-	DMA8	DMAx: Display memory address setting (x: 0 to 8)	W
00F80	ORDON	_	_	EPAL100	ROMACH	ECHDSN	RGWR	EWDW	DON	EPAL100 = 1: PAL100/NTSC120 select, 0: Other ROMACH: Select font number (mono font/color font) 1: 447 mono font character/64 color font character, 0: 383 mono font character/96 color font character ECHDSN = 1: Bit 6 and 5 in ORDSN is changed to character background color, 0: Bit 6 and 5 in ORDSN is character ornamentation RGWR: Writing data transfer control bit EWDW = 1: Window function enable, 0: Window function disable DON = 1: OSD display ON, 0: OSD display OFF	R/W
00F81	ORHS1	HS17	HS16	HS15	HS14	HS13	HS12	HS11	HS10	HS17 to HS10: Code horizontal display base position setting	w
00F82	ORVS1	VS17	VS16	VS15	VS14	VS13	VS12	VS11	VS10	VS19 to VS10: Code vertical display potision setting	w
00F83		-	-	-	-	-	-	VS19	VS18	vora to voro. Code venical display policion setting	**
00F84	ORVS2	VS27	VS26	VS25	VS24	VS23	VS22	VS21	VS20	VS29 to VS20: Code vertical display potision setting	w
00F85		-	-	-	-	-	-	VS29	VS28	vozo to vozo. Code ventodi dispidy policion setting	
00F86	ORVS3	VS37	VS36	VS35	VS34	VS33	VS32	VS31	VS30	VS39 to VS30: Code vertical display potision setting	w
00F87		-	-	-	-	-	-	VS39	VS38	· · · · · · · · · · · · · · · · · · ·	
00F88	ORVS4	VS47	VS46	VS45	VS44	VS43	VS42	VS41	VS40	VS49 to VS40: Code vertical display potision setting	w
00F89		-	-	-	-	-	-	VS49	VS48		
00F8A	ORVS5	VS57	VS56	VS55	VS54	VS53	VS52	VS51	VS50	VS59 to VS50: Code vertical display potision setting	w
00F8B		-	-	-	-	-	-	VS59	VS58		
00F8C	ORVS6	VS67	VS66	VS65	VS64	VS63	VS62	VS61	VS60	VS69 to VS60: Code vertical display potision setting	w
00F8D		-	-	-	-	-	-	VS69	VS68		
00F8E	ORVS7	VS77	VS76	VS75	VS74	VS73	VS72	VS71	VS70	VS79 to VS70: Code vertical display potision setting	w
00F8F	0.01/00	-	-	-	-	-	-	VS79	VS78		
00F90 00F91	ORVS8	VS87	VS86	VS58	VS84	VS83	VS82	VS81 VS89	VS80 VS88	VS89 to VS80: Code vertical display potision setting	W
00F91 00F92	ORVS9	- VS97	- VS96	- VS95	_ VS94	- VS93	- VS92	VS89 VS91	VS88 VS90		
00F92 00F93	UKV39							VS91 VS99	VS90 VS98	VS99 to VS90: Code vertical display potision setting	W
00F93 00F94	ORVS10	- VS107	- VS106	- VS105	- VS104	- VS103	- VS102	VS99 VS101	VS98 VS100		
00F94 00F95	011/010	-	-	-	-	-	-	VS101	VS100 VS108	VS100 to VS109:Code vertical display potision setting	w
00F95 00F96	ORVS11	- VS117	- VS116	- VS115	_ VS114	_ VS113	- VS112	VS109	VS108		
00F97	010011	_	_	_	-	_	_	VS119	VS100	VS110 to VS119:Code vertical display potision setting	W
00F98	ORVS12	VS127	VS126	VS125	VS124	VS123	VS122	VS121	VS120		$\left - \right $
00F99	0012	-	-	-	-	-	-	VS121	VS120	VS120 to VS129:Code vertical display potision setting	W
00F9A	ORCS4	C	54		S3	CS	52		S1	CSn: Character size (n: 1 to 12)	
00F9B	ORCS8	C			:S7	CS			S5	00: Display off 10: Middle size	w
00F9C	ORCS12		512		S11	CS			S9	01: Large size 11: Small size	
00F9D	OREULA8	EULA8	EULA7	EULA6	EULA5	EULA4	EULA3	EULA2	EULA1		
00F9E	OREULA12	-	-	-	-	EULA12	EULA11	EULA10	EULA9	EULAn: Underline display setting for line n (n: 0 to 12)	W
00F9F	OREFR8	EFR8	EFR7	EFR6	EFR5	EFR4	EFR3	EFR2	EFR1		141
00FA0	OREFR12	-	-	-	-	EFR12	EFR11	EFR10	EFR9	EFRn: Fringing setting for line n (n: 0 to 12)	W
-	•				-	•					-

OSD Control Register List (1/3)

Register Address	Register					onfiguration						
	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit contents	R/W	
00FA2	ORSOL4	SC)L4	SC	DL3	SO	L2	SC	DL1	SOLn: Solid space display setting for line n		
00FA3	ORSOL8	SC	DL8	so	DL7	SO	L6	SC	DL5	(n; 0 to 12)	w	
00FA4	ORSOL12	SO	L12		L11	SO			DL9	00: No solid space 10: Right 01: Left 11: Left and right		
00FA5	ORBK	_	RBDT	GBDT	BBDT	_	RFDT	GFDT	BFDT	01: Left 11: Left and right RBDT, GBDT, BBDT: Background color setting	w	
001 A3	OILDIL	_	REDT	ODD1	0001	_	ICI DI	GIDI	ыы	ACLR2/ACLG2/ACLB2: Area 2 plane color	**	
		B 1051.0				51051.4				ACLR1/ACLG1/ACLB1: Area 1 plane color		
00FA6	ORACL	PISEL2	ACLR2	ACLG2	ACLB2	PISEL1	ACLR1	ACLG1	ACLB1	PISEL2: Set half transparency for area 2 plane	w	
										PISEL1: Set half transparency for area 1 plane		
										EBKGD: Background function		
00FA7	ORRCL	EBKGD	EXBL	AON2	AON1		DCLD	RCLG	RCLB	EXBL: Full-rasterblanking		
UUFAI	URRUL	EBKGD	EADL	AUNZ	AONT	-	RCLR	RCLG	ROLD	AON2: Area 2 plane display AON1: Area 1 plane display	w	
										RCLR/RCLG/RCLB:Raster plane color		
00FA8		AHS17	AHS16	AHS15	AHS14	AHS13	AHS12	AHS11	AHS10	AHS1x: Area 1 plane horizonatal start position		
00FA9	ORAHS1	-	-	-	-	-	-	-	AHS18	(x: 0 to 8)	w	
00FAA	ORAHE1	AHE17	AHE16	AHE15	AHE14	AHE13	AHE12	AHE11	AHE10	AHE1x: Area 1 plane horizonatal end position	w	
00FAB	ONALLI	-	-	-	-	-	-	-	AHE18	(x: 0 to 8)	**	
00FAC	ORAVS1	AVS17	AVS16	AVS15	AVS14	AVS13	AVS12	AVS11	AVS10	AVS1x: Area 1 plane vertical start position (x: 0 to 8)	w	
00FAD	-	-	-	-	-	-	-	AVS19	AVS18			
00FAE	ORAVE1	AVE17	AVE16	AVE15	AVE14	AVE13	AVE12	AVE11	AVE10	AVE1x: Area 1 plane vertical end position (x: 0 to 8)	w	
00FAF		-	-	-	-	-	-	AVE19	AVE18			
00FB0 00FB1	ORAHS2	AHS27	AHS26	AHS25	AHS24	AHS23	AHS22	AHS21	AHS20 AHS28	AHS2x: Area 2 plane horizonatal start position (x: 0 to 8)	w	
00FB1		AHE27	AHE26	AHE25	AHE24	AHE23	AHE22	AHE21	AHE20	AHE2x: Area 2 plane horizonatal end position		
00FB3	ORAHE2	-	-	-	-	-	-	-	AHE28	(x: 0 to 8)	w	
00FB4		AVS27	AVS26	AVS25	AVS24	AVS23	AVS22	AVS21	AVS20	AVS2x: Area 2 plane vertical start position		
00FB5	ORAVS2	-	-	-	-	-	-	AVS29	AVS28	(x: 0 to 8)	w	
00FB6	ORAVE2	AVE27	AVE26	AVE25	AVE24	AVE23	AVE22	AVE21	AVE20	AVE2x: Area 2 plane vertical end position	w	
00FB7	URAVEZ	-	-	-	-	-	-	AVE29	AVE28	(x: 0 to 8)	vv	
										VDSMD: Scan mode select		
										BKMF: Blinking master		
00FB8	ORETC	VDSMD	"0"	BKMF	ESMZ	"0"	MFYWR	MBK	RDWRV	ESMZ: Smoothing MFYWR: Display memory read mode select	w	
										MBK: Display memory bank switching select		
										RDWRV: Read/write mode select normal mode		
00FB9	ORIRC	_	1	-	SVD		ISE			SVD: Interrupt source select	w	
001-89	ONING	_	-	-	370		131			ISDC: Interrupt generation line select	**	
00FB9	ORIRC	-	-	-	-		DC.	TR		DCTR:Display line counter	R	
										P6xS: P6 port output select (x:4 to 7)		
00FBA	ORP6S	P67S	P66S	P65S	P64S	PIDS	YBLCS	М	PX	PIDS: I pin output select YBLCS: Y/BL signal select	w	
										MPXS: R, G, B, Y/BL signal select		
										HDPOL: VD input polarity select		
										HDPOL: HD input polarity select		
										YBLII: Y/BLIN input polarity select		
00FBB	ORIV	VDPOL	HDPOL	YBLII	RGBII	YIV	BLIV	RGBIV	IIV	RGBII: RIN, GIN, BIN input polarity select	w	
										Y/V: Y Output polarity select BLIV: BL output polarity select		
										RGBIV: R, G, B output polarity select		
										IIV: I pin output polarity select		
00FBC		WVSH7	WVSH6	WVSH5	WVSH4	WVSH3	WVSH2	WVSH1	WVSH0		147	
00FBD	ORWVSH	-	-	-	-	_	-	WVSH9	WVSH8	WVSHx: Window upper limit position (x: 0 to 9)	W	
00FBE	ORWVSL	WVSL7	WVSL6	WVSL5	WVSL4	WVSL3	WVSL2	WVSL1	WVSL0	WVSLx: Window lower limit position (x: 0 to 9)	w	
00FBF	SINW VOL	-	-	-	-	-	-	WVSL9	WVSL8		**	
00FC2	ORCCD	CCD8	CCD7	CCD6	CCD5	CCD4	CCD3	CCD2	CCD1	CCDx: Horizontal 16 dot and vertical 26 dot display	w	
00FC3		-	-	-	-	CCD12	CCD11	CCD10	CCD9	at small size character (x: 0 to 12)		
	1	DCSC8	DCSC7	DCSC6	DCSC5	DCSC4	DCSC3	DCSC2	DCSC1			
00FC4	ORDCSC				_	DCSC12	DCSC11	DCSC10	DCSC9	DCSCx: Double height display (x: 0 to 12)	W	

OSD Control Register List (2/3)

Register	Register			R	legister bit co	onfiguration				Bit contents	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
00FC6	ORCPT0	CPT0MD1	"0"	CPT0R1	CPT0R0	CPT0G1	CPT0G0	CPT0B1	CPT0B0	Color palette composition register 0 CPT1MD1: OSD color select register (x: 1, 2) CPT1MD1 = 0: 27-color select mode CPT1MD1 = 1: 8-color select mode	w
00FC7	ORCPT1	-	I	CPT1R1	CPT1R0	CPT1G1	CPT1G0	CPT1B1	CPT1B0	Color palette composition register 1	W
00FC8	ORCPT2	-	I	CPT2R1	CPT2R0	CPT2G1	CPT2G0	CPT2B1	CPT2B0	Color palette composition register 2	W
00FC9	ORCPT3	-	I	CPT3R1	CPT3R0	CPT3G1	CPT3G0	CPT3B1	CPT3B0	Color palette composition register 3	W
00FCA	ORCPT4	-	-	CPT4R1	CPT4R0	CPT4G1	CPT4G0	CPT4B1	CPT4B0	Color palette composition register 4	w
00FCB	ORCPT5	-	-	CPT5R1	CPT5R0	CPT5G1	CPT5G0	CPT5B1	CPT5B0	Color palette composition register 5	w
00FCC	ORCPT6	-	-	CPT6R1	CPT6R0	CPT6G1	CPT6G0	CPT6B1	CPT6B0	Color palette composition register 6	w
00FCD	ORCPT7	-	I	CPT7R1	CPT7R0	CPT7G1	CPT7G0	CPT7B1	CPT7B0	Color palette composition register 7	W
00FCE	ORSTRG	-	-	-	_	_	-	-	PALTRG	PAL100/NTSC120 start trigger	W

OSD Control Register List (3/3)

Note 1: Except the meshed registers are changed by RGWR.

Note 2: Only lower 2 bits of the register in address 00F80H are changed by RGWR (The register in address 00F80H must not be used with any of the read-modify-write instructions as SET, CLR, etc.).

2.15 Jitter Elimination Circuit

The TMP88CS34/CP34 has a built-in jitter elimination circuit which maintains the vertical stability of the OSD even when input of the vertical signal fluctuates.

And the field decision information for the OSD circuit is detected by using jitter elimination circuit.

2.15.1 Configuration




Figure 2.15.1 Jitter Elimination Circuit

2.15.2 Control

Jitter elimination circuit is controlled by the jitter elimination control register (JECR).

littor oliminati	on control ro	giotor		
Jitter eliminati		•	1 0	
JECR		6 5 4 3 2	1 0	
(00FE4H)	!	VDSEL AFLD JEE	N "0" "0" (Initial value: ***0 0000)	
			0: VD from P71	
	VDSEL	VD select	1: \overline{VD} from jitter elimination circuit	
			0: Automatic field decision disabled	Write
	AFLD	Automatic field decision	1: Automatic field decision enabled	only
	JEEN	Jitter elimination enable specification	0: Jitter elimination disabled	
	0LEN		1: Jitter elimination enabled	
	Note 1: Cl	ear the AFLD to "0" to disable jitter elimina	ation circuit.	
	Note 2: Al	ways clear "0" to bit 1 and 0 of JECR.		
	Note 3: Cl	ear "0" to AFLD and VDSEL if there is no	phase shift in the vertical and horizontal sync. signals	everv
		her time, such as with non-interlaced TV.		,
	Note 4: *:			
	Note 5: Se	etting JEEN to "0", OSD display is only 2nd	I field.	
	Note 6: Se	etting AFLD to "0", OSD display is only 2nd	t field.	
Jitter eliminati				
JESR	7	6 5 4 3 2		
(00FE5H)	FDSF F	PDF1 PDF0	PDF2 (Initial value: 0*** ****)	
			0: A position of a scanning line exists in the field	
			which has a second display dot of character on	
	FDSF	Field data at atotive floor	an interlace TV screen.	
	FDSF	Field detect status flag	1: A position of a scanning line exists in the field	
			which has a first display dot of character on an	
			interlace TV screen. 000: Phase 0	Read
			000: Phase 0 001: Phase 1	only
			010: Phase 2	0,
		Dheese detect flex between UD and VD	011: Phase 3	
	PDF2, 1, 0	Phase detect flag between $\overline{\text{HD}}$ and $\overline{\text{VD}}$	100: Phase 4	
			101: Phase 5	
			110: Phase 6	
			111: Phase 7	
	Note 1: FE	DSF is different from the 1st and the 2nd fi	eld. It is a unique field decided for OSD display.	
	Note 2: *:	Don't care		
	Note 3: HD			
	1.5			
	VD			
	10			
		Phase 7 Phase 0 Phase 1 Phase 2 Ph	ase 3 Phase 4 Phase 5 Phase 6 Phase 7 Phase 0	

Figure 2.15.2 Jitter Elimination Control Register and Jitter Elimination Status Register

2.15.3 Jitter Elimination Mode

The jitter elimination circuit is to identify the phase of the falling edges of the external $\overline{\text{VD}}$ signal and $\overline{\text{HD}}$ signal. When $\overline{\text{VD}}$ signal is falling within $\overline{\text{HD}}$ signal falling +/-1/4HD, the jitter is automatically eliminated and internal $\overline{\text{VD}}$ signal is set to the stable location.

This function is enabled by setting JEEN (bit2 in JECR) in the jitter elimination control register to "1".

2.15.4 Auto Field Line Decision

The internal vertical and horizontal sync. signals corrected by the jitter elimination circuit generate the field line decision signals used in the OSD.

The OSD display in normal mode

- Type A) When the OSD circuit is used on the TV system which has a phase shift in the vertical and horizontal sync. Signals every other filed such as the interlace TV, enable jitter elimination circuit and set "1" to AFLD and VDSEL. At this time, the field lines which have first and second display dot of character are displayed.
- Type B) When the OSD circuit is used on the TV system which has no phase shift in the vertical and horizontal sync. Signals every other filed such as the non-interlace TV, enable jitter elimination circuit and clear "0" to AFLD and VDSEL. At this time, the field line which has a second display dot of character is only displayed.

The OSD display in double scan mode

Type C) Disable jitter elimination circuit and clear "0" to AFLD and VDSEL. At this time, the field lines which have first and second display dot of character are displayed.




Figure 2.15.3 Relation with Field Line and VDSEL, AFLD

Input/Output Circuit

(1) Control pins

The input/output circuitries of the TMP88CS34/CP34 control pins are shown below.

Control Pin	I/O	Input/Output Circuitry	Remarks
XIN XOUT	I/O	Osc. enable	Resonator connecting pins (high-frequency) $R_{f} = 1.2 \text{ M}\Omega \text{ (typ.)}$ $R_{O} = 0.5 \text{ k}\Omega \text{ (typ.)}$
RESET	I/O	Address-trap-reset Watchdog-timer-reset System-clock-reset	Sink open drain output Hysteresis input Pull-up register $R_{IN} = 220 \text{ M}\Omega \text{ (typ.)}$ $R = 1 \text{ k}\Omega \text{ (typ.)}$
STOP / INT5 (P20)	Input		Hysteresis input R = 1 kΩ (typ.)
TEST	Input		Pull-down register R _{IN} = 70 kΩ (typ.) R = 1 kΩ (typ.)
OSC1 OSC2	I/O	Osc. enable	Pin for connecting a resonator for on-screen display $R_f = 1.2 \ M\Omega \ (typ.)$ $R_O = 0.5 \ k\Omega \ (typ.)$

(2) Input/Output ports

Port	I/O	Input/Output Circuitry	Remarks
P20	I/O	Initial "High-Z"	Sink open drain output Hysteresis input $R = 1 k\Omega$ (typ.)
P30 to P33 P50, P57 P70, P71	I/O	Initial "High-Z"	Tri-state I/O Hysteresis input R = 1 kΩ (typ.)
P34, P35, P51, P52	I/O	Open drain output enable Disable	Tri-state I/O or Open drain output programmable Hysteresis input $R = 1 k\Omega$ (typ.)
P40 to P47	I/O	Initial "High-Z"	Tri-state I/Ο R = 1 kΩ (typ.)
P53 to P56	I/O	Initial "High-Z" Disable	Tri-state I/O Hysteresis input Key-on wake-up input ($V_{IL4} = 0.65 \times V_{DD}$) $R = 1 k\Omega (typ.)$ $R_A = 5 k\Omega (typ.)$ $C_A = 22 pF (typ.)$

Port	I/O	Input/Output Circuitry	Remarks
P60	I/O	Initial "High-Z"	$ Sink open drain input/output \\ High-current output \\ I_{OL} = 20 mA (typ.) \\ $
P61	I/O	Initial "High-Z" Disable	Tri-state input/output $R = 1 k\Omega (typ.)$ $R_A = 5 k\Omega (typ.)$ $C_A = 22 pF (typ.)$ Key-on wake-up input $(V_{IL4} = 0.65 \times V_{DD})$
P62 to P67	I/O	Initial "High-Z"	Tri-state input/output R = 1 k Ω (typ.)

Electrical Characteristics

Absolute maximum rating	S	$(V_{SS} = 0 V)$			
Parameter	Symbol	Pins	Ratings	Unit	
Supply Voltage	V _{DD}	-	-0.3 to 6.5		
Input Voltage	V _{IN}	-	-0.3 to $V_{DD} \pm 0.3$	V	
Output Voltage	V _{OUT1}	-	-0.3 to $V_{DD} \pm 0.3$	1	
Output Current (Per 1 pin)	I _{OUT1}	Ports P2, P3, P4, P5, P61 to P67, P7	3.2		
Output Current (Fer 1 pin)	I _{OUT2}	Ports P60	30	mA	
Output Current (Total)	ΣI_{OUT1}	Ports P2, P3, P4, P5, P64 to P67, P7	30		
	ΣI_{OUT2}	Ports P60	30		
Power Dissipation [Topr = 70 $^{\circ}$ C]	PD	-	400	mW	
Soldering Temperature (time)	Tsld	-	260 (10 s)		
Storage Temperature	Tstg	-	-55 to 125	°C	
Operating Temperature	Topr	-	-30 to 70		

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Parameter	Symbol	Pins	Conditions		Min	Max	Unit
			fc = 16 MHz	NORMAL mode			
Supply Voltage	V _{DD}		fc = 16 MHz	IDLE mode	4.5	5.5	
				STOP mode			
	V _{IH1}	Except hysteresis input	V _{DD} = 4.5 to 5.5V		$V_{DD} \times 0.70$		
Input High Voltage	V _{IH2}	Hysteresis input			$V_{DD} \times 0.75$	V _{DD}	V
	V _{IH3}	Key-on Wake-up input			$V_{DD} \times 0.90$		
	V _{IL1}	Except hysteresis input	V _{DD} = 4.5 to 5.5V			$V_{DD} \times 0.30$	
Input Low Voltage	V _{IL2}	Hysteresis input			0	$V_{DD} \times 0.25$	
	V _{IL3}	Key-on Wake-up input	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$			$V_{DD} \times 0.65$	
	fc	XIN, XOUT	V _{DD} = 4.5 to 5.5V		8.0	16.0	
Clock Frequency	face	Internal clock	V _{DD} = 4.5 to 5	fc = 8 MHz	8.0	12.0	MHz
	fosc	memar ciock	vDD = 4.5 to 5	fc = 16 MH	z 16.0	24.0	

Recommended operating conditions (V_{SS} = 0 V, Topr = -30 to 70 °C)

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Clock frequency fc: Supply voltage range is specified in NORMAL mode and IDLE mode.

Note 3: Smaller value is alternatively specified as the maximum value.

Г

DC Chara	acteristics	6 (V _{SS} = 0	0 V, Topr = -30 to 70 °C)				
Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis voltage	V _{HS}	Hysteresis inputs		-	0.9	-	V
	I _{IN1}	TEST	$V_{DD} = 5.5 \text{ V}, \text{ V}_{IN} = 5.5 \text{ V/0 V}$	-	-	± 2	
Input current	I _{IN2}	Open drain ports	$V_{DD} = 5.5 \text{ V}, \text{ V}_{IN} = 5.5 \text{ V/0 V}$	-	-	± 2	
input current	I _{IN3}	Tri-state ports	$V_{DD} = 5.5$ V, $V_{IN} = 5.5$ V/0 V	-	-	± 2	μA
	I _{IN4}	RESET, STOP	$V_{DD} = 5.5 \text{ V}, \text{ V}_{IN} = 5.5 \text{ V/0 V}$	-	-	± 2	
Input resistance	R _{IN2}	RESET	$V_{DD} = 5.5 \text{ V}, \text{ V}_{IN} = 0 \text{ V}$	100	220	450	kΩ
Output leakage	I _{LO1}	Sink open drain ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}$	-	-	2	
current	I _{LO2}	Tri-state ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V/0 V}$	-	-	± 2	μA
Output high voltage	V _{OH2}	Tri-state ports	$V_{DD} = 4.5 \text{ V}, \ I_{OH} = -0.7 \text{ mA}$	4.1	-	-	
Output low voltage	V _{OL}	Except XOUT and ports P60	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	-	_	0.4	V
Output low current	I _{OL3}	Port P60	$V_{DD} = 4.5 \text{ V}, \ I_{OL} = 1.0 \text{ V}$	-	20	-	
Supply current in NORMAL mode			V _{DD} = 5.5 V fc = 16 MHz (Note3)	-	25	30	mA
Supply current in IDLE mode	I _{DD}	-	fc = 16 MHz (Note3) $V_{IN} = 5.3 V/0.2 V$	-	20	25	
Supply current in STOP mode			$V_{DD} = 5.5 V$ $V_{IN} = 5.3 V/0.2 V$	-	0.5	10	μΑ

DC Characteristics $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70 \text{ °C})$

Note 1: Typical values show those at Topr = 25 °C, V_{DD} = 5 V.

Note 2: Input Current I_{IN3} ; The current through resistor is not included.

Note 3: Supply Current I_{DD}; The current (Typ. 0.5 mA) through ladder resistors of ADC is included in NORMAL mode and IDLE mode.

AD Conversion Characteristics		(V_{SS} = 0 V, V_{DD} = 4.5 V to 5.5 V, Topr = -30 to 70 $^\circ\text{C}$)				
Parameter Symbol		Conditions	Min	Тур.	Max	Unit
Analog reference voltage	VAREF	supplied from V _{DD} pin.	-	V _{DD}	_	
Analog reference voltage	VASS	supplied from V_{SS} pin.	-	0	-	v
Analog reference voltage range	ΔV_{AREF}	$= V_{DD} - V_{SS}$	-	V _{DD}	_	v
Analog input voltage	V _{AIN}		V _{SS}	_	V _{DD}	
Nonlinearity error			-	_	±1	
Zero point error			-	_	±2	LSB
Full scale error		V _{DD} = 5.0 V	_	_	±2	LOD
Total error			-	-	±3	


Note: The total error means all error except quanting error.

AC characteristics		(V_{SS} = 0 V, V_{DD} = 4.5 V to 5.5 V, Topr = -30 to 70 $^{\circ}\text{C}$)					
Parameter Symbol		Conditions	Min	Тур.	Max	Unit	
Machine cycle time	t _{cy} -	In NORMAL mode	0.5		1.0	μS	
		In IDLE mode	0.5	_		μο	
High level clock pulse width	tWCH	For external clock operation	31.25		_	ns	
Low level clock pulse width	t _{WCL}	(XIN input), fc = 16 MHz	51.25	_	_	115	

	_
Description of the second seco	٦
Recommended oscillating conditions	

(V_{SS} = 0 V, V_{DD} = 4.5 V to 5.5 V, Topr = -30 to 70 $^\circ C$)

Parameter	Oscillator	Oscillation	Recommended Oscillator		Recommend	led Constant
raiameter	Oscillator	Frequency			C ₁	C ₂
High-frequency oscillation	Ceramic resonator	8 MHz	Murata	CSA 8.00MTZ	30 pF	30 pF
		16 MHz	Murata	CSA 16.00MXZ040	5 pF	5 pF




- Note 1: To keep reliable operation, shield the device electrically with the metal plate on its package mold surface against the high electric field, for example, by CRT (Cathode Ray Tube).
- Note 2: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL;

http://www.murata.co.jp/search/index.html

Recommended oscillating conditions

(V_{SS} = 0 V, V_{DD} = 4.5 V to 5.5 V, Topr = -30 to 70 $^\circ C)$

ltem	Resonator	Oscillation	Recommended parameter value		
i com	Resonator	Frequency	L (μΗ)	C ₁ (pF)	C ₂ (pF)
Oscillation for OSD	LC resonator	8 MHz	33	5 to 30	10
		12 MHz	15	5 to 30	10
		16 MHz	10	5 to 30	10
		20 MHz	6.8	5 to 25	10
		24 MHz	4.7	5 to 25	10



The frequency generated in LC oscillation can be obtained using the following equations.

$$f = \frac{1}{2\pi\sqrt{LC}}, C = \frac{C_1 \cdot C_2}{C_1 + C_2}$$

 C_1 is not fixed at a constant value. It can be changed to tune into the desired frequency.

Note 1: Toshiba's OSD circuit determines a horizontal display start position by counting clock pulses generated in LC oscillation. For this reason, the OSD circuit may fail to detect clock pulses normally, resulting in the horizontal start position becoming unstable, at the beginning of oscillation, if the oscillation amplitude is low.

Changing L and C_2 from the values recommended for a specific frequency may hamper a stable OSD display.

If the LC oscillation frequency is the same as a high-frequency clock value, the oscillation of the high-frequency oscillator may cause the LC oscillation frequency to fluctuate, thus making OSD displays flicker.

When determining these parameters, please check the oscillation frequency and the stability of oscillation on your TV sets.

Also check the determined parameters on your final products, because the optimum parameter values may vary from one product to another.

Note 2: When using the LSI package in a strong electric field, such as near a CRT, electrically shield the package so that its normal operation can be maintained.