

TOSHIBA CORPORATION

The information contained herein is subject to change without notice. 021023_D

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress.

It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications.

Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.).

These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B

The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties. 070122_C

The products described in this document are subject to foreign exchange and foreign trade control laws. 060925_E

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_S

© 2008 TOSHIBA CORPORATION All Rights Reserved

Revision History

Date	Revision	
2007/7/20	1	First Release
2008/3/12	2	Contents Revised
2008/9/30	3	Contents Revised
		\bigcirc

(\checkmark) (\bigcirc)
4

Caution in Setting the UART Noise Rejection Time

When UART is used, settings of RXDNC are limited depending on the transfer clock specified by BRG. The combination "O" is available but please do not select the combination "–".

 (\Box)

The transfer clock generated by timer/counter interrupt is calculated by the following equation :


Transfer clock [Hz] = Timer/counter source clock [Hz] ÷ TTREG set value

			\langle	$\langle (\vee \rangle \rangle)$	
			RXDN	C setting	
BRG setting	Transfer clock [Hz]	00 (No noise rejection)	01 (Reject pulses shorter than 31/fc[s] as noise)	10 (Reject pulses shorter than 63/fc[s] as noise)	11 (Reject pulses shorter than 127/fc[s] as noise)
000	fc/13	0	0	0	<u> </u>
110	fc/8	0	(7/s)	- 6	- \
(When the transfer clock gen- erated by timer/counter inter-	fc/16	0	Q		$\langle \rangle \rangle$ -
rupt is the same as the right side column)	fc/32	0	0	0	_
The setting except the	above	0			0

Table of Contents

Т	TMP88PH41NG	
	1.1 Features 1.2 Pin Assignment 1.3 Block Diagram 1.4 Pin Names and Functions	.]
2.	Functional Description	
	2.1 Functions of the CPU Core 2.1.1 Memory Address Map	. (
3.	Interrupt Control Circuit	
	3.1 Interrupt latches (IL38 to IL2) 3.2 Interrupt enable register (EIR) 3.2.1 Interrupt master enable flag (IMF) 3.2.2 Individual interrupt enable flags (EF38 to EF3)	24 25
\langle	3.3 Interrupt Sequence 28 3.3.1 Interrupt acceptance processing is packaged as follows 28 3.3.2 Saving/restoring general-purpose registers 29 3.3.2.1 Using Automatic register bank switching 29 3.3.2.2 Using register bank switching 33.2.3 3.3.2.3 Using PUSH and POP instructions 29	28
	3.3.2.4 Using data transfer instructions 3.3.3 Interrupt return 3.4 Software Interrupt (INTSW) 3.4.1 Address error detection 3.4.2 Debugging	32
	3.5 External Interrupts	33
4.	Special Function Register	
•		


4.1	SFR	35
4.2	DBR	37



10.2 TimerCounter Control 10.3 Function 10.3.1 Timer mode 89 Figure 10-3 91 10.3.3 Capture Mode 92	. 88 . 89
11. 8-Bit TimerCounter 4 (TC4)	
11.1 Configuration 11.2 TimerCounter Control 11.3 Function 11.3.1 Timer Mode 11.3.2 Event Counter Mode 95 95 11.3.3 Programmable Divider Output (PDO) Mode 95 95 11.3.4 Pulse Width Modulation (PWM) Output Mode	93 94 95
12. Motor Control Circuit (PMD: Programmable motor driver)	
12.1 Outline of Motor Control 12.2 Configuration of the Motor Control Circuit 12.3 Position Detection Unit 12.3.1 Configuration of the position detection unit 12.3.2 Position Detection Circuit Register Functions 12.3.3 Outline Processing in the Position Detection Unit	100 102 103
12.4 Timer Unit	109
12.4.1.2 Outline Processing in the Timer Unit 12.5 Three-phase PWM Output Unit 12.5.1 Configuration of the three-phase PWM output unit 12.5.1 Pulse width modulation circuit (PWM waveform generating unit) 12.5.1.2 Commutation control circuit 12.5.3 Register Functions of the Waveform Synthesis Circuit 12.5.3 Port output as set with UOC/VOC/WOC bits and UPWM/VPWM/WPWM bits 12.5.4 Protective Circuit 12.5.5 Functions of Protective Circuit Registers	114
12.6 Electrical Angle Timer and Waveform Arithmetic Circuit	126

13. Asynchronous Serial interface (UART)

13.1 Configuration	139
	140
13.3 Transfer Data Format	142
13.4 Transfer Rate	143
13.5 Data Sampling Method	143
13.6 STOP Bit Length	144
13.7 Parity	144
13.8 Transmit/Receive Operation	144
13.8.1 Data Transmit Operation	
13.8.2 Data Receive Operation	
13.9 Status Flag	145



17. Input/Output Circuitry

17.1	Control pins	175

17.2	Input/output ports	176
11.4		110

18.	Electrical Characteristics	
18 18 18 18 18 18	 2 Operating Conditions. 3 DC Characteristics. 4 AD Conversion Characteristics . 5 AC Characteristics. 	177 178 178 179 179 180
18 18	.7 Recommended Oscillation Conditions	182 182
19.	Package Dimensions	

This is a technical document that describes the operating functions and electrical specifications of the 8-bit microcontroller series /TLCS-870/X (LSI).

CMOS 8-Bit Microcontroller

TMP88PH41NG

The TMP88PH41NG is a single-chip 8-bit high-speed and high-functionality microcomputer incorporating 16384 bytes of One-Time PROM. It is pin-compatible with the TMP88CH41NG (Mask ROM version). The TMP88PH41NG can realize operations equivalent to those of the TMP88CH41NG by programming the on-chip PROM.

Product No.	ROM (EPROM)	RAM	Package MASK ROM MCU
TMP88PH41NG	16384 bytes	512+128 bytes	SDIP42-P-600-1,78 TMP88CH41NG

1.1 Features

- 1. 8-bit single chip microcomputer TLCS-870/X series
 - Instruction execution time :
 - 0.20 µs (at 20 MHz)
 - 181 types & 842 basic instructions
- 2. 25 interrupt sources (External : 6 Internal : 19)
- 3. Input / Output ports (33 pins)

Large current output: 16pins (Typ. 20mA), LED direct drive

4. Watchdog Timer

Select of "internal reset request" or "interrupt request".

- 5. Prescaler
 - Time base timer

Divider output function (DVO)

- 6. 16-bit timer counter: 1 ch
 - Timer, External trigger, Window, Pulse width measurement,

Event counter, Programmable pulse generate (PPG) modes

- 7. 16-bit timer/counter(CTC): 1ch
 - CTC:Timer, event counter or PPG (Programmable Pulse) output

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equip-ment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instru-ments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by
- TOSHIBA for any infringements of patients or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties. 070122_C
- The products described in this document are subject to foreign exchange and foreign trade control laws. 060925_E
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_S

<sup>The information contained herein is subject to change without notice. 021023_D
TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A</sup>


- 8. 8-bit timer counter : 1 ch
 - Timer, Event counter, Capture modes
- 9. 8-bit timer counter : 1 ch
 - Timer, Event counter, Pulse width modulation (PWM) output,
 - Programmable divider output (PDO) modes
- 10. Programmable motor driver (PMD) : 1 ch
 - Sine wave drive circuit (built-in sine wave data-table RAM)
 - Rotor position detect function
 - Motor contro timer and capture function
 - Overload protective function
 - Auto commutation and auto position detection start function
- 11. 8-bit UART/SIO: 1 ch
- 12. 10-bit successive approximation type AD converter
 - Analog input: 8 ch
- 13. Clock oscillation circuit : 1 set
- 14. Low power consumption operation (2 modes)
 - STOP mode: Oscillation stops. (Battery/Capacitor back-up.)
 - IDLE mode: CPU stops.

Only peripherals operate using high frequency clock. Release by interruputs (CPU restarts).


15. Operation voltage:

 $4.5~V~{\rm to}~5.5~V~{\rm at}~20 MHz$

1.2 Pin Assignment



1.3 Block Diagram



1.4 Pin Names and Functions

The TMP88PH41NG has MCU mode and PROM mode. Table 1-1 shows the pin functions in MCU mode. The PROM mode is explained later in a separate chapter.

Pin Name	Pin Number	Input/Output	Functions
15	4	IO	PORT15
P14 PG1	3	10 0	PORT14 PPG1 output
13 VO	2	10 0	PORT13 Divider Output
212 NT2 C1	1		PORT12 External interrupt 2 input TC1 input
11 NT1	42		PORT11 External interrupt 1 input
10 1T0	41	OI	PORT10 External interrupt 0 input
222 -C4 NT4 	11		PORT22 TC4-input External interrupt 4 input PWM4/PDO4 output
21 C3 NT3	10		PORT21 TC3 pin input External interrupt 3 input
20 TOP VT5	13		PORT20 STOP mode release signal input External interrupt 5 input
37 L1	21		PORT37 PMD over load protection input1
36 MG1	20		PORT36 PMD emergency stop input1
35 11	19	0 0	PORT35 PMD control output U1
²³⁴ (1)	18	0i 0	PORT34 PMD control output V1
283 V1	17	0i 0	PORT33 PMD control output W1
32 1	16	10 0	PORT32 PMD control output X1
31 1	15	10 0	PORT31 PMD control output Y1
30 1	14	10 0	PORT30 PMD control output Z1
47 TC	29	IO I	PORT47 CTC input
246 2PG2	28	10 0	PORT46 PPG2 output

Table 1-1Pin Names and Functions(2/2)

Pin Name	Pin Number	Input/Output	Functions
P45 SO TXD	27	10 0 0	PORT45 Serial Data Output UART data output
P44 SI RXD	26	IO I I	PORT44 Serial Data Input UART data input
Р43 <u>SCK</u>	25	10 10	PORT43 Serial Clock I/O
P42 PDU1	24	IO I	PORT42 PMD control input U1
P41 PDV1	23	IO I	PORT41 PMD control input V1
P40 PDW1	22		PORT40 PMD control input W1
P67 AIN7 DBOUT1	37	0-0	PORT67 Analog Input7 PMD debug output1
P66 AIN6	36	PO T	PORT66 Analog Input6
P65 AIN5	35		PORT65 Analog Input5
P64 AIN4	34		PORT64 Analog Input4
P63 AIN3	33		PORT63 Analog Input3
P62 AIN2	32		PORT62 Analog Input2
P61 AIN1	31		PORT61 Analog Input1
P60 AIN0	30		PORT60 Analog Input0
XIN	6	-	Resonator connecting pins for high-frequency clock
XOUT	7	0	Resonator connecting pins for high-frequency clock
RESET	12		Reset signal
TEST	8		Test pin for out-going test and the Serial PROM mode control pin. Usually fix to low level. Fix to high level when the Serial PROM mode starts.
VAREF	38	1	Analog Base Voltage Input Pin for A/D Conversion
AVDD	39	1	Analog Power Supply
AVSS	40	I	Analog Power Supply
VDD	9	1	+5V
VSS	5	1	0(GND)

2. Functional Description


2.1 Functions of the CPU Core

The CPU core consists mainly of the CPU, system clock control circuit, and interrupt control circuit.

This chapter describes the CPU core, program memory, data memory, and reset circuit of the TMP88PH41NG.

2.1.1 Memory Address Map

The memory of the TMP88PH41NG consists of four blocks: ROM, RAM, SFR (Special Function Registers), and DBR (Data Buffer Registers), which are mapped into one 1-Mbyte address space. The general-purpose registers consist of 16 banks, which are mapped into the RAM address space. Figure 2-1 shows a memory address map of the TMP88PH41NG.



2.1.2 Program Memory (ROM)

The TMP88PH41NG contains 16Kbytes program memory (OTP) located at addresses 04000H to 07EFFH and addresses FFF00H to FFFFFH.

2.1.3 Data Memory (RAM)

The TMP88PH41NG contains 512bytes +128bytes RAM. The first 128bytes location (00040H to 000BFH) of the internal RAM is shared with a general-purpose register bank.

The content of the data memory is indeterminate at power-on, so be sure to initialize it in the initialize routine.

Example :Clearing the internal RAM of the TMP88PH41NG (clear all RAM addresses to 0, except bank 0)


	LD	HL, 0048H	; Set the start address
	LD	A, 00H	; Set the initialization data (00H)
	LD	BC, 277H	; Set byte counts (-1)
SRAMCLR:	LD	(HL+), A	
	DEC	вс	
	JRS	F, SRAMCLR	

Note: Because general-purpose registers exist in the RAM, never clear the current bank address of RAM. In the above example, the RAM is cleared except bank 0.

Page 8

2.1.4 System Clock Control Circuit


The System Clock Control Circuit consists of a clock generator, timing generator, and standby control circuit.



2.1.4.1 Clock Generator

The Clock Generator generates the fundamental clock which serves as the reference for the system clocks supplied to the CPU core and peripheral hardware units.

The high-frequency clock (frequency fc) can be obtained easily by connecting a resonator to the XIN and XOUT pins. Or a clock generated by an external oscillator can also be used. In this case, enter the external clock from the XIN pin and leave the XOUT pin open. The TMP88PH41NG does not support the CR network that produces a time constant.



Adjusting the oscillation frequency

Note: Although no hardware functions are provided that allow the fundamental clock to be monitored directly from the outside, the oscillation frequency can be adjusted by forwarding the pulse of a fixed frequency (e.g., clock output) to a port and monitoring it in a program while interrupts and the watchdog timer are disabled. For systems that require adjusting the oscillation frequency, an adjustment program must be created beforehand.


2.1.4.2 Timing Generator

The Timing Generator generates various system clocks from the fundamental clock that are supplied to the CPU core and peripheral hardware units. The Timing Generator has the following functions:

- 1. Generate a divider output $(\overline{\text{DVO}})$ pulse
- 2. Generate the source clock for the time base timer
- 3. Generate the source clock for the watchdog timer
- 4. Generate the internal source clock for the timer counter
- 5. Generate a warm-up clock when exiting STOP mode


(1) Configuration of the Timing Generator

The Timing Generator a 3-stage prescaler, 21-stage dividers, and a machine cycle counter. When reset and when entering/exiting STOP mode, the prescaler and dividers are cleared to 0.



TOSHIBA

Divider Control Register



2.1.4.3 Standby Control Circuit

The Standby Control Circuit starts/stops the high-frequency clock oscillator circuit and selects the main system clock. The System Control Registers (SYSCR1, SYSCR2) are used to control operation modes of this circuit. Figure 2-6 shows an operation mode transition diagram, followed by description of the System Control Registers.

(1) Single clock mode

Only the high-frequency clock oscillator circuit is used. Because the main system clock is generated from the high-frequency clock, the machine cycle time in single clock mode is 4/fc [s].

1. NORMAL mode

In this mode, the CPU core and peripheral hardware units are operated with the high-frequency clock. The TMP88PH41NG enters this NORMAL mode after reset.

2. IDLE mode

In this mode, the CPU and watchdog timer are turned off while the peripheral hardware units are operated with the high-frequency clock. IDLE mode is entered into by using System Control Register 2. The device is placed out of this mode and back into NORMAL mode by an interrupt from the peripheral hardware or an external interrupt. When IMF (interrupt master enable flag) = 1 (interrupt enabled), the device returns to normal operation after the interrupt has been serviced. When IMF = 0 (interrupt disabled), the device restarts execution beginning with the instruction next to one that placed it in IDLE mode.

3. STOP mode

The entire system operation including the oscillator circuit is halted, retaining the internal state immediately before being stopped, with a minimal amount of power consumed.

STOP mode is entered into by using System Control Register 1, and is exited by STOP pin input (level or edge selectable). After an elapse of the warm-up time, the device restarts execution beginning with the instruction next to one that placed it in STOP mode.




Table 2-1 Single Clock Mode

Figure 2-6 Operation Mode Transition Diagram

System Control Register 1

7 6 5 4 3 2 0 SYSCR1 (0038H) STOP RELM RFTM OUTEN WUT (Initial value: 0000 00**) Place the device in STOP 0: Keep the CPU core and peripheral hardware operating STOP mode 1: Stop the CPU core and peripheral hardware (placed in STOP mode) Select method by which the 0: Released by a rising edge on STOP pin input RELM device is released from STOP 1: Released by a high level on STOP pin input mode 0: Returns to NORMAL mode Select operation mode after RFTM exiting STOP mode 1: Reserved Select port output state during 0: High-impedance state OUTEN R/W STOP mode 1: Hold output When Returning to NORMAL Mode DV1CK = 0DV1CK = 1 00 $3 \times 2^{16}/fc$ 3 × 2¹⁷/fc Unit of warm-up time when WUT exiting STOP mode 2¹⁶/fc 01 217/fc 2¹⁵/fc 10 214/fc 11 Reserved Reserved

Note 1: When entering from NORMAL mode into STOP mode, always be sure to set SYSCR1<RETM> to 0.

- Note 2: When the device is released from STOP mode by RESET pin input, it always returns to NORMAL mode regardless of how SYSCR1<RETM> is set.
- Note 3: fc: High-frequency clock [Hz], *: Don't care

Note 4: The values of the SYSCR1 Register bits 1 and 0 are indeterminate when read.

Note 5: When placed the device in STOP mode, make sure to set "1" to SYSCR1<OUTEN>.

- Note 6: Releasing the device from the STOP mode causes the STOP bit to be automatically cleared to "0".
- Note 7: Select an appropriate value for the warm-up time according to the characteristic of the resonator used.

SYSCR2	7			3 2 1	0			
(0039H)	XEN <	0 SYS	IDLE			(Initial value:	1000 ****)	
_		\sim						
	XEN	Control high tor	-frequency oscilla-	0: Stop oscillation 1: Continue or start oscillating)			R/V
	SYSCK	Select (write system cloc	e)/monitor (read) k	0: High-frequency clock (NOF 1: Reserved	RMAL/IDLE))		R/V
\sim	IDLE	Place the de	evice in IDLE mode	0: Keep the CPU and WDT op 1: Stop the CPU and WDT (IE	-	ntered)		R/V
				7		_		
	\geq	RETM	Operation Mode	e after Releasing STOP Mode	XEN	SYSCK		
\square	/	0	NORMAL mode		1	0		
	>	1	No operation		0	1		

Note 1: When exiting STOP mode, SYSCR2<XEN and SYSCK> are automatically rewritten according to SYSCR1<RETM>...

Note 2: When SYSCR2<XEN> is cleared to 0, the device is reset.

Note 3: WDT: Watchdog Timer, *: Don't care

Note 4: Be sure to write "0" to SYSCR2 Register bit6.

Note 5: The values of the SYSCR2 Register bits 3 to 0 are indeterminate when read.

Note 6: Change the operation mode after disabling external interrupts. If interrupts are enabled after changing operation mode, clear interrupt latches as appropriate in advance.

2.1.4.4 Controlling Operation Modes

(1) STOP mode

STOP mode is controlled by System Control Register 1 (SYSCR1) and the STOP pin input. The STOP pin is shared with P20 port and INT5 (external interrupt input 5). STOP mode is entered into by setting STOP (SYSCR1 Register bit 7) to 1. During STOP mode, the device retains the following state.

- 1. Stop oscillation, thereby stopping operation of all internal circuits.
- 2. The data memory, register, program status word, and port output latch hold the state in which they were immediately before entering STOP mode.
- 3. Clear the prescaler and divider for the timing generator to 0.
- 4. The program counter holds the instruction address two instructions ahead the one that placed the device in STOP mode (e.g., "SET (SYSCR1).7").

The device is released from STOP mode by the active level or edge on STOP pin input as selected by SYSCR1<RELM>.

- Note: Before entering STOP mode, be sure to disable interrupts. This is because if the signal on an external interrupt pin changes state during STOP (from entering STOP mode till completion of warm-up) the interrupt latch is set to 1, so that the device may accept the interrupt immediately after exiting STOP mode. Also, when reenabling interrupts after exiting STOP mode, be sure to clear the unnecessary interrupt latches beforehand.
 - a. <u>Released by level</u> (when RELM = 1)

The device is released from STOP mode by a high level on STOP pin input.


Any instruction to place the device in STOP mode is ignored when executed while $\overline{\text{STOP}}$ pin input level is high, and the device immediately goes to a release sequence (warm-up) without entering STOP mode. Therefore, before STOP mode can be entered while RELM = 1, the $\overline{\text{STOP}}$ pin input must be verified to be low in a program. There are following methods to do this verification.

1. Testing the port status

2. INT5 interrupt (interrupt generated at a falling edge on INT5 pin input)

Example 1 :Entering STOP mode from NORMAL mode by testing P20 port

$\langle \rangle$	LD	(SYSCR1), 01010000B	; Select to be released from STOP mode by level
SSTOPH :	TEST	(P2DR). 0	; Wait until STOP pin input goes low
(\bigcirc)	JRS	F, SSTOPH	
	pî> (($\mathcal{D}_{\mathcal{A}}$; $IMF \leftarrow 0$
	SET	(SYSCR1). 7	; Place the device in STOP mode
Example 2 :Enteri	ng STOP n	ode from NORMAL m	node by INT5 interrupt
PINT5 :	TEST	(P2DR) . 0	; Do not enter STOP mode if P20 port input level is high, to eliminate noise
	JRS	F, SINT5	; Do not enter STOP mode if P20 port input level is high, to eliminate noise
	LD	(SYSCR1), 01010000B	; Select to be released from STOP mode by level
	DI		; $IMF \leftarrow 0$
	SET	(SYSCR1). 7	; Place the device in STOP mode
SINT5 :	RETI		



The device is released from STOP mode following the sequence described below.

- 1. Only the high-frequency oscillator is oscillating.
- 2. A warm-up time is inserted in order to allow for the clock oscillation to stabilize. During warm-up, the internal circuits remain idle. The warm-up time can be selected from three choices according to the oscillator characteristics by using SYSCR1<WUT>.
- 3. After an elapse of the warm-up time, the device restarts normal operation beginning with the instruction next to one that placed it in STOP mode. At this time, the prescaler and divider for the timing generator start from the zero-cleared state.

	Warm-up	Time [ms]	\mathcal{I}
WUT	When Returning t	to NORMAL Mode	
	DV1CK = 0	DV1CK = 1	
00	9.831	19.662	
01	3.277	6.554	
10	0.819	1.638	
11	Reserved	Reserved	(\bigcirc)

Table 2-2	Warm-up Time (Example: fc = 20 MHz)
-----------	-------------------------------------

Note: Because the warm-up time is obtained from the fundamental clock by dividing it, if the oscillation frequency fluctuates while exiting STOP mode, the warm-up time becomes to have some error. Therefore, the warm-up time must be handled as an approximate value.

The device can also be released from STOP mode by pulling the $\overline{\text{RESET}}$ pin input low, in which case the device is immediately reset as is normally reset by $\overline{\text{RESET}}$. After reset, the device starts operating from NORMAL mode.

Note: When exiting STOP mode while the device is retained at low voltage, the following caution is required.

Before exiting STOP mode, the power supply voltage must be raised to the operating voltage. At this time, the RESET pin level also is high and rises along with the power supply voltage. If the device has a time-constant circuit added external to the chip, the voltage on RESET pin input does not rise as fast as the power supply voltage. Therefore, if the voltage level on RESET pin input is below the RESET pin's noninverted, high-level input voltage (hysteresis input), the device may be reset.

Oscillation		a+3	SET (SYSCR1). 7		(a) Entering STOP mode (Example: Entered into by the SET (\$YSCR1)/7 instruction placed at address a)	Marm-up		Stop Coscillation		a+3 : a+6 (a+6 (a+6 (a+6 (a+6 (a+6 (a+6 (a+6	Stop Instruction at address a + 2 Instruction at address a + 3 Instruction at address a + 4		(b) Exiting STOP mode
Oscillator	Main system clock	ram ter	Instruction	er			STOP pin input	Oscillator St circuit St	Main system clock	ram ter	Instruction St execution	ler 0	
		-9 Er		g an	d Exiti				v) ebol	Program counter		CK =	= 0)

TOSHIBA

(2) IDLE mode


IDLE mode is controlled by System Control Register 2 (SYSCR2) and a maskable interrupt. During IDLE mode, the device retains the following state.

1. The CPU and watchdog timer stop operating.

The peripheral hardware continues operating.

- 2. The data memory, register, program status word, and port output latch hold the state in which they were immediately before entering IDLE mode.
- 3. The program counter holds the instruction address two instructions ahead the one that placed the device in IDLE mode.

Example :Placing the device in IDLE mode



The device can be released from IDLE mode normally or by an interrupt as selected with the interrupt master enable flag (IMF).

a. <u>Released normally</u> (when IMF = 0)


The device can be released from IDLE mode by the interrupt source enabled by the interrupt individual enable flag (EF), and restarts execution beginning with the instruction next to one that placed it in IDLE mode. The interrupt latch (IL) for the interrupt source used to exit IDLE mode normally needs to be cleared to 0 using a load instruction.

b. <u>Released by interrupt</u> (when IMF = 1)

The device can be released from IDLE mode by the interrupt source enabled by the interrupt individual enable flag (EF), and enters interrupt handling. After interrupt handling, the device returns to the instruction next to one that placed it in IDLE mode.

The device can also be released from IDLE mode by pulling the RESET pin input low, in which case the device is immediately reset as is normally reset by RESET. After reset, the device starts operating from NORMAL mode.

Note: If a watchdog timer interrupt occurs immediately before entering IDLE mode, the device processes the watchdog timer interrupt without entering IDLE mode.



TOSHIBA

2.1.5 Reset Circuit

The TMP88PH41NG has four ways to generate a reset: external reset input, address trap reset, watchdog timer reset and system clock reset.

Table 2-3 shows how the internal hardware is initialized by reset operation.

At power-on time, the internal cause reset circuits (watchdog timer reset, address trap reset, and system clock reset) are not initialized.


Internal Hardware	Initial Value	Internal Hardware	Initial Value	
Program Counter (PC)	(FFFFEH to FFFFCH)			
Stack Pointer (SP)	Not initialized	Prescaler and divider for the	0	
General-purpose Registers (W, A, B, C, D, E, H, L)	Not initialized	timing generator		
Register Bank Selector (RBS)	0		Enable	
Jump Status Flag (JF)	1	Watchdog timer	Enable	
Zero Flag (ZF)	Not initialized			
Carry Flag (CF)	Not initialized			
Half Carry Flag (HF)	Not initialized	Output latch of input/output port	See description of each input/output	
Sign Flag (SF)	Not initialized	Suburiation of input output port	port.	
Overflow Flag (VF)	Not initialized			
Interrupt Master Enable Flag (IMF)	0			
Interrupt Individual Enable Flag (EF)		Control register	See description of	
Interrupt Latch (IL)	terrupt Latch (IL)		each control register.	
Interrupt Nesting Flag (INF)	0	RAM	Not initialized	

Table 2-3 Internal Hardware Initialization by Reset Ope

2.1.5.1 External Reset Input

The $\overline{\text{RESET}}$ pin is a hysteresis input with a pull-up resistor included. By holding the $\overline{\text{RESET}}$ pin low for at least three machine cycles (12/fc [s]) or more while the power supply voltage is within the rated operating voltage range and the oscillator is oscillating stably, the device is reset and its internal state is initialized.

When the **RESET** pin input is released back high, the device is freed from reset and starts executing the program beginning with the vector address stored at addresses FFFFCH to FFFFEH.






2.1.5.2 Adress Trap Reset

If the CPU should start looping for reasons of noise, etc. and attempts to fetch instructions from the internal RAM,SFR or DBR area, the device generats an internal reset.

The address trap permission/prohibition is set by the address trap reset control register (ATAS,ATKEY). The address trap is permited initially and the internal reset is generated by fetching from internal RAM,SFR or DBR area. If the address trap is prohibited, instructions in the internal RAM area can be executed.



When SYSCR2<XEN> is cleared to 0 or when SYSCR2<XEN> is cleared to 0 while SYSCR2<SYSCK> = 0, the system clock is turned off, causing the CPU to become locked up. To prevent this problem, upon detecting SYSCR2<XEN> = 0, SYSCR2<XEN> = SYSCR2<SYSCK> = 0 or SYSCR2<SYSCK> = 1, the device automatically generates an internal reset signal to let the system clock continue oscillating.

3. Interrupt Control Circuit

The TMP88PH41NG has a total of 25 interrupt sources excluding reset. Interrupts can be nested with priorities. Two of the internal interrupt sources are pseudo nonmaskable while the rest are maskable.

Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors. The interrupt latch is set to "1" by the generation of its interrupt request which requests the CPU to accept its interrupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order which is dominated by hardware. However, there are no prioritized interrupt factors among non-maskable interrupts.

	Interrupt Factors	Enable Condition	Interrupt Latch	Vector Address	Priorit
Internal/External	(Reset)	Nonmaskable	- (FFFFC	High
Internal	INTSWI (Software interrupt)	Pseudo nonmaskable	- 41	FFFF8	1
Internal	INTWDT (Watchdog timer interrupt)	Pseudo nonmaskable	IL2	EFFF4	2
External	INT0 (External interrupt 0)	IMF• EF3 = 1, INT0EN = 1	(IL3)	FFFF0	3
-	Reserved	IMF• EF4 = 1	IL4	FFFEC	4
External	INT1 (External interrupt 1)	IMF• EF5 = 1	HL5	FFFE8	5
Internal	INTTBT (TBT interrupt)	IMF• EF6 = 1	IL6	FFFE4	6
-	Reserved	IMF• EF7 = 1	JL7	FFFE0	7
Internal	INTEMG1 (ch1 Error detect interrupt)	IMF• EF8 = 1	IL8	FFFDC	8
-	Reserved	IMF• EF9=1	IL9	FFFD8	9
Internal	INTCLM1 (ch1 Overload protection interrupt)	IMF• EF10 = 1	IL10	FFFD4	10
-	Reserved	IMF• EF11 = 1	IL11	FFFD0	11
Internal	INTTMR31 (ch1 Timer 3 interrupt)	IMF• EF12 = 1	IL12	FFFCC	12
-	Reserved	IMF• EF13 = 1	IL13	FFFC8	13
-	Reserved	IMF• EF14 = 1	IL14	FFFC4	14
External	INT5 (External interrupt 5)	IMF• EF15 = 1	IL15	FFFC0	15
Internal	INTPDC1 (ch1 Posision detect interrupt)	IMF• EF16 = 1	IL16	FFFBC	16
-	Reserved	IMF• EF17 = 1	IL17	FFFB8	17
Internal	(NTPWM1 (ch1 Waveform generater interrupt)	IMF• EF18 = 1	IL18	FFFB4	18
-	Reserved	IMF• EF19 = 1	IL19	FFFB0	19
Internal	INTEDT1 (ch1 Erectric angle Timer interrupt)	IMF• EF20 = 1	IL20	FFFAC	20
- ~	Reserved	IMF• EF21 = 1	IL21	FFFA8	21
Internal	INTTMR11 (ch1 Timer1 interrupt)	IMF• EF22 = 1	IL22	FFFA4	22
-	Reserved	IMF• EF23 = 1	IL23	FFFA0	23
Internal	INTTMR21 (ch1 Timer2 interrupt)	IMF• EF24 = 1	IL24	FFF9C	24
$//\mathcal{C}$	Reserved	IMF• EF25 = 1	IL25	FFF98	25
Internal	INTTC1 (TC1 interrupt)	IMF• EF26 = 1	IL26	FFF94	26
Internal	INTCTC1 (CTC interrupt)	IMF• EF27 = 1	IL27	FFF90	27
-	Reserved	IMF• EF28 = 1	IL28	FFF8C	28
External	INT2 (External interrupt 2)	IMF• EF29 = 1	IL29	FFF88	29
External	INT3 (External interrupt 3)	IMF• EF30 = 1	IL30	FFF84	30
External	INT4 (External interrupt 4)	IMF• EF31 = 1	IL31	FFF80	31
Internal	INTRXD (UART receive interrupt)	IMF• EF32 = 1	IL32	FFF3C	32
Internal	INTTXD (UART transmit interrupt)	IMF• EF33 = 1	IL33	FFF38	33
Internal	INTSIO (SIO interrupt)	IMF• EF34 = 1	IL34	FFF34	34
Internal	INTTC3 (TC3 interrupt)	IMF• EF35= 1	IL35	FFF30	35
Internal	INTTC4 (TC4 interrupt)	IMF• EF36 = 1	IL36	FFF2C	36
-	Reserved	IMF• EF37 = 1	IL37	FFF28	37
Internal	INTADC (A/D converter interrupt)	IMF• EF38 = 1	IL38	FFF24	Low

Note 1: To use the watchdog timer interrupt (INTWDT), clear WDTCR1<WDTOUT> to "0" (It is set for the "Reset request" after reset is released). It is described in the section "Watchdog Timer" for details.

3.1 Interrupt latches (IL38 to IL2)


An interrupt latch is provided for each interrupt source, except for a software interrupt and an executed the undefined instruction interrupt. When interrupt request is generated, the latch is set to "1", and the CPU is requested to accept the interrupt if its interrupt is enabled. The interrupt latch is cleared to "0" immediately after accepting interrupt. All interrupt latches are initialized to "0" during reset.

The interrupt latches are located on address 003CH, 003DH, 002EH, 002FH and 002BH in SFR area. Each latch can be cleared to "0" individually by instruction. However, IL2 and IL3 should not be cleared to "0" by software. For clearing the interrupt latch, load instruction should be used and then IL2 should be set to "1". If the read-modify-write instructions such as bit manipulation or operation instructions are used, interrupt request would be cleared inadequately if interrupt is requested while such instructions are executed.

Since interrupt latches can be read, the status for interrupt requests can be monitored by software. But interrupt latches are not set to "1" by an instruction.

Note: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction)

In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".



3.2 Interrupt enable register (EIR)

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the pseudo nonmaskable interrupts (Software interrupt, undefined instruction interrupt, address trap interrupt and watchdog interrupt). Pseudo non-maskable interrupt is accepted regardless of the contents of the EIR.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). These registers are located on address 003AH, 003BH, 002CH, 002DH and 002AH in SFR area, and they can be read and written by an instructions (Including read-modify-write instructions such as bit manipulation or operation instructions).

3.2.1 Interrupt master enable flag (IMF)

The interrupt enable register (IMF) enables and disables the acceptance of the whole maskable interrupt. While IMF = "0", all maskable interrupts are not accepted regardless of the status on each individual interrupt enable flag (EF). By setting IMF to "1", the interrupt becomes acceptable if the individuals are enabled.

When an interrupt is accepted, IMF is cleared to "0" after the latest status on IMF is stacked. Thus the maskable interrupts which follow are disabled temporarily. IMF flag is set to "1" by the maskable interrupt return instruction [RETI] after executing the interrupt service program routine, and MCU can accept the interrupt again. The latest interrupt request is generated already, it is available immediately after the [RETI] instruction is executed.

On the pseudo non-maskable interrupt, the non-maskable return instruction [RETN] is adopted. In this case, IMF flag is set to "1" only when it performs the pseudo non-maskable interrupt service routine on the interrupt acceptable status (IMF=1). However, IMF is set to "0" in the pseudo non-maskable interrupt service routine, it maintains its status (IMF="0").

The IMF is located on bit0 in EIRL (Address: 003AH in SFR), and can be read and written by an instruction. The IMF is normally set and cleared by [EI] and [DI] instruction respectively. During reset, the IMF is initialized to "0".

3.2.2 Individual interrupt enable flags (EF38 to EF3)


Each of these flags enables and disables the acceptance of its maskable interrupt. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of its interrupt, and setting the bit to "0" disables acceptance. During reset, all the individual interrupt enable flags (EF38 to EF3) are initialized to "0" and all maskable interrupts are not accepted until they are set to "1".

Note: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction)

In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".

Example :Enables interrupts individually and sets IMF

DI	\searrow	; IMF ← 0
SET	(EIRL), .5	; EF5 ← 1
CLR	(EIRL), .6	; EF6 ← 0
CLR	(EIRH), .4	; EF12 ← 0
CLR	(EIRD), .0	; EF24 ← 0
:		
EI		; IMF ← 1



- Note 1: IL2 cannot alone be cleard.
- Note 2: Unable to detect the under-flow of counter.
- Note 3: The nesting counter is set "0" initially, it performs count-up by the interrupt acceptance and count-down by executing the interrupt return instruction.
- Note 4: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction) In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on inter
 - rupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".
- Note 5: Do not clear IL with read-modify-write instructions such as bit operations.

Interrupt Enable Registers

	\sum		>		\land		\searrow					(1	nitial val	ue: 0*00	0000 *0	0*0**0)
EIRH,EIRL	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(003BH, 003AH)	EF15))-	EF13	EF12	EF11	EF10	EF9	EF8	-	EF6	EF5	-	EF3			IMF
			\land	EIRH (0	03BH)	\sim						EIRL (003AH)			
			$(\bigcirc$	$> \bigcirc$	Ŋ											
			22	\sum								(Initi	al value:	00000	000 000	00000)
EIRD,EIRE	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(002DH, 002CH)	EF31	EF30	EF29	EF28	EF27	EF26	EF25	EF24	EF23	EF22	EF21	EF20	EF19	EF18	EF17	EF16
				EIRD (0	02DH)							EIRE (002CH)			
														(Initial va	alue: *00	00000)
EIRE									7	6	5	4	3	2	1	0
(002AH)								1		5500	FF07	5500	FFOR	FF0 4	5500	5500
									-	EF38	EF37	EF36	EF35	EF34	EF33	EF32
												EIRE (002AH)			

EF38 to EF3	Individual-interrupt enable flag (Specified for each bit)	0: 1:	Disables the acceptance of each maskable interrupt. Enables the acceptance of each maskable interrupt.	R/W
IMF	Interrupt master enable flag	0: 1:	Disables the acceptance of all maskable interrupts Enables the acceptance of all maskable interrupts	1010

Note 1: Do not set IMF and the interrupt enable flag (EF38 to EF3) to "1" at the same time.

Note 2: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction)

In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".

3.3 Interrupt Sequence

An interrupt request, which raised interrupt latch, is held, until interrupt is accepted or interrupt latch is cleared to "0" by resetting or an instruction. Interrupt acceptance sequence requires 12 machine cycles ($2.4 \ \mu s$ @20 MHz) after the completion of the current instruction. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for non-maskable interrupts). Figure 3-1 shows the timing chart of interrupt acceptance processing.

3.3.1 Interrupt acceptance processing is packaged as follows.

- a. The interrupt master enable flag (IMF) is cleared to "0" in order to disable the acceptance of any following interrupt.
- b. The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
- c. The contents of the program counter (PC) and the program status word, including the interrupt master enable flag (IMF), are saved (Pushed) on the stack in sequence of PSWH, PSWL, PCE, PCH, PCL. Meanwhile, the stack pointer (SP) is decremented by 5.
- d. The entry address (Interrupt vector) of the corresponding interrupt service program, loaded on the vector table, is transferred to the program counter.
- e. Read the RBS control code from the vector table, add its MSB(4bit) to the register bank selecter (RBS).
- f. Count up the interrupt nesting counter.
- g. The instruction stored at the entry address of the interrupt service program is executed.

Note: When the contents of PSW are saved on the stack, the contents of IMF are also saved.

	Interrupt service task	→
Interrupt request		
Interrupt latch (IL)		
IMF		
Execute instruction	Lexecute RETI instruction	
PC	$\underbrace{\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array}} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} $	1)(a+2)
SP	n <u>Xn-1Xn-2Xn-3Xn-4X</u> n-5 <u>Xn-4Xn-3Xn-2Xn-1X</u> n	

Note 1: a: Return address, b: Entry address, c: Address which RETI instruction is stored

Note 2: On condition that interrupt is enabled, it takes 62/fc [s] at maximum (If the interrupt latch is set at the first machine cycle on 15 cycle instruction) to start interrupt acceptance processing since its interrupt latch is set.

Figure 3-1 Timing Chart of Interrupt Acceptance/Return Interrupt Instruction

Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program




Figure 3-2 Vector table address, Entry address

A maskable interrupt is not accepted until the IMF is set to "1" even if the maskable interrupt higher than the level of current servicing interrupt is requested.

In order to utilize nested interrupt service, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

But don't use the read-modify-write instruction for EIRL(0003AH) on the pseudo non-maskable interrupt service task.

To avoid overloaded nesting, clear the individual interrupt enable flag whose interrupt is currently serviced, before setting IMF to "1". As for non-maskable interrupt, keep interrupt service shorten compared with length between interrupt requests; otherwise the status cannot be recovered as non-maskable interrupt would simply nested.

3.3.2 Saving/restoring general-purpose registers

During interrupt acceptance processing, the program counter (PC) and the program status word (PSW, includes IMF) are automatically saved on the stack, but the accumulator and others are not. These registers are saved by software if necessary. When multiple interrupt services are nested, it is also necessary to avoid using the same data memory area for saving registers. The following four methods are used to save/restore the general-purpose registers.

3.3.2.1 Using Automatic register bank switcing


By switching to non-use register bank, it can restore the general-purpose register at hige speed. Usually the bank register "0" is assigned for main task and the bank register "1 to 15" are for the each interrupt service task. To make up its data memory efficiency, the common bank is assigned for non-multiple intrrupt factor.

It can return back to main-flow by executing the interrupt return instructions ([RETI]/[RETN]) from the current interrupt register bank automatically. Thus, no need to restore the RBS by a program.


Example :Register bank switching ; Begin of interrupt routine PINTxx: (interrupt processing) ; Begin of interrupt routine RETI ; End of interrupt : . VINTxx: DP PINTxx DB 1 ; RBS <- RBS + 1</td> RBS setting on PINTxx

3.3.2.2 Using register bank switching

By switching to non-use register bank, it can restore the general-purpose register at hige speed. Usually the bank register "0" is assigned for main task and the bank register "1 to 15" are for the each interrupt service task.



If only a specific register is saved or interrupts of the same source are nested, general-purpose registers can be saved/restored using the PUSH/POP instructions.






Figure 3-4 Saving/Restoring General-purpose Registers under Interrupt Processing

3.3.3 Interrupt return

Interrupt return instructions [RETI]/[RETN] perform as follows.

[RETI] Maskable Interrupt Return	[RETN] Non-maskable Interrupt Return
 The contents of the program counter and the program status word are restored from the stack. The stack pointer is incremented 5 times. The interrupt master enable flag is set to "1". The interrupt nesting counter is decremented, and the interrupt nesting flag is changed. 	 The contents of the program counter and the program status word are restored from the stack. The stack pointer is incremented 5 times. The interrupt master enable flag is set to "1" only when a non-maskable interrupt is accepted in interrupt enable status. However, the interrupt
	 master enable flag remains at "0" when so clear by an interrupt service program. 4. The interrupt nesting counter is decremented, and the interrupt nesting flag is changed.

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

3.4 Software Interrupt (INTSW)

Executing the SWI instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable inerrupt is already underway, executing the SWI instruction will not generate a software interrupt but will result in the same operation as the NOP instruction.

Use the SWI instruction only for detection of the address error or for debugging.

3.4.1 Address error detection

FFH is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address during single chip mode. Code FFH is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FFH to unused areas of the program memory. Address trap reset is generated in case that an instruction is fetched from RAM, DBR or SFR areas.

3.4.2 Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

3.5 External Interrupts

The TMP88PH41NG has 6 external interrupt inputs. These inputs are equipped with digital noise reject circuits (Pulse inputs of less than a certain time are eliminated as noise).

Edge selection is also possible with INT1 to INT4. The INT0/P10 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, and noise reject control and INTO/P10 pin function selection are performed by the external interrupt control register (EINTCR).

Source	Pin	Sub-Pin	Enable Conditions	Release Edge (level)	Digital Noise Reject
INTO	INTO	P10	IMF • EF3 • INT0EN=1	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 6/fc [s] or more are considered to be signals. (at CGCR <dv1ck>=0).</dv1ck>
INT1	INT1	P11	IMF • EF5 = 1		Pulses of less than 15/fc or 63/fc [s] are elimi- nated as noise. Pulses of 48/fc or 192/fc [s] or more are considered to be signals. (at CGCR <dv1ck>=0).</dv1ck>
INT2	INT2	P12/TC1	IMF	Falling edge or Rising edge	Pulses of less than 7/fc [s] are eliminated as
INT3	INT3	P21/TC3	IMF • EF30 = 1		noise. Putses of 24/fc [s] or more are considered to be signals.(at CGCR <dv1ck>=0).</dv1ck>
INT4	INT4	P22/TC4	IMF • EF31 = 1		
INT5	INT5	P20/STOP	IMF • EF15 = 1	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 6/fc [s] or more are considered to be signals.

Note 1: In NORMAL or IDLE mode, if a signal with no noise is input on an external interrupt pin, it takes a maximum of "signal establishment time" from the input signal's edge to set the interrupt latch.

(1) INT1 pin 49/fc [s] (at EINTCR<INT1NC> = "1") , 193/fc [s] (at EINTCR<INT1NC> = "0")

(2) INT2 to INT4 pins 25/fc [s]

Note 2: When EINTCR<INT0EN> = "0", IL3 is not set even if a falling edge is detected on the $\overline{INT0}$ pin input.

Note 3: When a pin with more than one function is used as an output and a change occurs in data or input/output status, an interrupt request signal is generated in a pseudo manner. In this case, it is necessary to perform appropriate processing such as disabling the interrupt enable flag.

Page 33

External Interrupt Control Register

EINTCR	7	6	5	4	3	2	1	0	
(0037H)	INT1NC	INT0EN	INT	4ES	INT3ES	INT2ES	INT1ES		(Initial value: 0000 000*)

INT1NC	Noise reject time select	0: Pulses of less than 63/fc [s] are eliminated as noise 1: Pulses of less than 15/fc [s] are eliminated as noise	R/W
INTOEN	P10/INT0 pin configuration	0: P10 input/output port 1: INTO pin (Port P10 should be set to an input mode)	R/W
INT4 ES	INT4 edge select	00: Rising edge 01: Falling edge 10: Rising edge and Falling edge 11: H level	R/W
INT3 ES	INT3 edge select		
INT2 ES	INT2 edge select	0: Rising edge 1: Falling edge	R/W
INT1 ES	INT1 edge select		

Note 1: fc: High-frequency clock [Hz], *: Don't care

- Note 2: When the external interrupt control register (EINTCR) is overwritten, the noise canceller may not operate normally. It is recommended that external interrupts are disabled using the interrupt enable register (EIR).
- Note 3: The maximum time from modifying EINTCR<INT1NC> until a noise reject time is changed is 26/fc.
- Note 4: In case RESET pin is released while the state of INT4 pin keeps "H" level, the external interrupt 4 request is not generated even if the INT4 edge select(EINTCR<INT4ES>) is specified as "H" level. The rising edge is needed after RESET pin is released.

4. Special Function Register

The TMP88PH41NG adopts the memory mapped I/O system, and all peripheral control and transfers are performed through the special function register (SFR) or the data buffer register (DBR). The SFR is mapped on address 0000H to 003FH, DBR is mapped on address 1F80H to 1FFFH.

This chapter shows the arrangement of the special function register (SFR) and data buffer register (DBR) for TMP88PH41NG.

4.1 SFR

Address	Read Write
0000H	Reserved
0001H	PIDR
0002H	(P2DR
0003H	P3DR
0003H	P4DR
0004H	Reserved
0006H	P6DR
0007H	Reserved
0008H	Reserved
0009H	Reserved
0009H	Reserved
000AH	PICR
000CH	Reserved
000DH	Reserved
000EH	Reserved
000FH	TC1CR
0010H	TC1DRAL
001011H	TC1DRAH
0012H	TC1DRBL
0012H	TC1DRBH
0014H	CTC1CR1
0015H	CTC1CR2
0016H	- CTC1DRL
0017H	- CTC1DRH
0018H	Reserved
0019H	Reserved
001AH	TC4CR
001BH	TC4DR
001CH	TC3DRA
001DH	TC3DRB -
001EH	TC3CR
001FH	Reserved
0020H	Reserved
0021H	Reserved
0022H	Reserved
0023H	Reserved
0024H	Reserved
0025H	Reserved

Address	Read	Write
0026H	AI	DCCRA
0027H	AI	DCCRB
0028H	ADCDRL	-
0029H	ADCDRH	-
002AH		EIRC
002BH		ILC
002CH		EIRE
002DH		EIRD
002EH		
002FH		ILD
0030H	(CGCR
0031H	R	eserved
0032H	R	eserved
0033H	Re	eserved
0034H	- (0	WDTCR1
0035H	-	WDTCR2
0036H	T	TBTCR
0037H	E	INTCR
0038H	s.	YSCR1
0039H	s	YSCR2
003AH		EIRL
003BH		EIRH
003CH		
003DH		
003EH		PSWL
003FH		PSWH

Note 1: Do not access reserved areas by the program.

Note 2: -; Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (Bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.).

4.2 DBR

	Address	PMD ch	Read	Write
	1F80H			_
	1F81H			-
	1F82H			-
	1F83H		P30	DDE (())
	1F84H		P40	DDE
	1F85H		<	$\langle (/) \rangle$
	1F86H			
	1F87H			-(())
	1F88H		C	
	1F89H		P3	CR
	1F8AH		P4	CR
	1F8BH		(7)	
	1F8CH		P6	
	1F8DH			- 90
	1F8EH			
	1F8FH		$\langle \langle \rangle \rangle$	- ()
	1F90H		UAR	TSEL
	1F91H		UARTSR	UARTCRA
	1F92H			UARTCRB
	1F93H		RDBUF	TDBUF
	1F94H			ATAS
	1F95H		-	ATKEY
	1F96H	(C	-	SIOCR1
	1F97H		SIOSR	SIOCR2
	1F98H	$(\overline{\alpha})$	SIO	BR0
	1F99H	$ (\vee) $	(0)	BR1
	1F9AH		SIO	BR2
	1F9BH		SIO	BR3
	1F9CH			BR4
	1F9DH	\sim		BR5
	1F9EH		\sim	BR6
	1F9FH		1	BR7
~	1FA0H	for PMD ch.1		
	1FA1H	for PMD ch.1		CRB
	1FA2H	for PMD ch.1	PDCRC	-
$\overline{\ }$	1FA3H	for PMD ch.1		REG
	1FA4H	for PMD ch.1 for PMD ch.1		
	1FA5H 1FA6H	for PMD ch.1	MCAPL	
	1FA7H	for PMD ch.1	MCAPH	
	1FA8H	for PMD ch.1		 P1L
	1FA9H	for PMD ch.1		P1H
	1FA9H 1FAAH	for PMD ch.1		P2L
	1FABH	for PMD ch.1		P2H
	1FAGH	for PMD ch.1		P3L
	1FADH	for PMD ch.1		P3H
	1FAEH	for PMD ch.1		CRA
	1FAFH	for PMD ch.1		CRB
			ישואו	

Address	PMD ch	Read	Write		
1FB0H	for PMD ch.1	EMGCRA			
1FB1H	for PMD ch.1	EMGCRB			
1FB2H	for PMD ch.1	MDO	DUTL		
1FB3H	for PMD ch.1	MDC	DUTH		
1FB4H	for PMD ch.1	MDCNTL			
1FB5H	for PMD ch.1	MDCNTH			
1FB6H	for PMD ch.1	MDF	PRDL		
1FB7H	for PMD ch.1	MDF	PRDH		
1FB8H	for PMD ch.1	CM	PUL ((//))		
1FB9H	for PMD ch.1	CM	PUH		
1FBAH	for PMD ch.1	CM	PVL		
1FBBH	for PMD ch.1	CM	PVH		
1FBCH	for PMD ch.1	СМ	PWL		
1FBDH	for PMD ch.1	CM	РМН		
1FBEH	for PMD ch.1	$\left(\right) \left(\right) \left(\right) \left(\right) \left(\right) \right) \left(\left(\right) \right) \left(\left(\right) \right) \left(\left(\right) \right) \left(\left(\left(\right) \right) \right) \left(\left(\left(\left(\right) \right) \right) \left($	TR		
1FBFH	for PMD ch.1	- (V)			
1FC0H	for PMD ch.1	ED	CRA		
1FC1H	for PMD ch.1	ED	CRB		
1FC2H	for PMD ch.1		SETL		
1FC3H	for PMD ch.1	EDS	SETH		
1FC4H	for PMD ch.1		DEGL		
1FC5H	for PMD ch.1	ELC ELC	EGH		
1FC6H	for PMD ch.1		/IPL		
1FC7H	for PMD ch.1	AA AA	IPH /		
1FC8H	for PMD ch.1	EDCAPL	-		
1FC9H	for PMD ch.1	EDCAPH	_		
1FCAH	for PMD ch.1		WFMDR		
1FCBH	$\overline{\Omega}$		_		
1FCCH	$\sim (\vee))$	Res	erved		
to		\wedge ((// \wedge)	:		
1FFFH		Res	erved		

Note 1: Do not access reserved areas by the program.

Note 2: - ; Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (Bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.).




5. Input/Output Ports

The TMP88PH41NG contains 5 input/output ports comprised of 33 pins.

	Primary Function	Secondary Functions
Port P1	6-bit I/O port	External interrupt input, Timer/counter input/output, divider output
Port P2	3-bit I/O port	External interrupt input, Timer/counter input/output, STOP mode release signal input
Port P3	8-bit I/O port	Motor control input/output
Port P4	8-bit I/O port	Timer/counter output, Serial interface input/output, motor control circuit input
Port P6	8-bit I/O port	Analog input and motor control circuit output

All output ports contain a latch, and the output data therefore are retained by the latch. But none of the input ports have a latch, so it is desirable that the input data be retained externally until it is read out, or read several times before being processed. Figure 5-1 shows input/output timing.

The timing at which external data is read in from input/output ports is S1 state in the read cycle of instruction execution. Because this timing cannot be recognized from the outside, transient input data such as chattering needs to be dealt with in a program. The timing at which data is forwarded to input/output ports is S2 state in the write cycle of instruction execution.




When an operation is performed for read from any input/output port except programmable input/output ports, whether the input value of the pin or the content of the output latch is read depends on the instruction executed, as shown below.

- 1. Instructions which read the content of the output latch
 - XCH r, (src)
 - SET/CLR/CPL (src).b
 - SET/CLR/CPL (pp).g
 - LD (src).b, CF
 - LD (pp).b, CF
 - XCH CF, (src). b
 - ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), n
 - ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL) instructions, the (src) side thereof
 - MXOR (src), m
- 2. Instructions which read the input value of the pin

Any instructions other than those listed above and ADD/ADDC/SUB/SUBB/AND/OR/XOR (src),(HL) instructions, the (HL) side thereof

5.1 Port P1 (P15 to P10)

Port P1 is an 6-bit input/output port shared with external interrupt input, timer/counter input/output, and divider output. This port is switched between input and output modes using the P1 port input/output control register (P1CR). When reset, the P1CR register is initialized to 0, with the P1 port set for input mode. Also, the output latch (P1DR) is initialized to 0 when reset.




5.2 Port P2 (P22 to P20)

Port P2 is a 3-bit input/output port shared with external interrupt input and STOP mode release signal. When using this port as these functional pins or an input port, set the output latch to 1. When reset, the output latch is initialized to 1.

We recommend using the P20 pin as external interrupt input, STOP mode release signal input, or input port. When using this port as an output port, note that the interrupt latch is set by a falling edge of output pulse. And note that outputs on this port during STOP mode go to a high-impedance state even if SYSCR1<OUTEN> is set "1", because P20 port is also used as STOP port.


When a read instruction is executed on P2 port, indeterminate values are read in from bits 7 to 3.

When any read-modify-write instruction is executed on P2 port, the content of the output latch is read out. When any other instruction is executed, the external pin state is read out.



Note 1: When a read instruction is executed on P2 port, indeterminate values are read in from bits 7 to 3.


Note 2: Port P20 is used as STOP pin. Therefore, when stop mode is started, SYCR1<OUTEN> does not affect to P20, and P20 becomes High-Z mode.



5.3 Port P3 (P37 to P30)

Port P3 is an 8-bit input/output port. This port is switched between input and output modes using the P3 port Input/ output Control Register (P3CR). When reset, the P3CR Register is initialized to 0, with the P3 port set for input mode. Also, the Output Latch (P3DR) is initialized to 0 when reset.

The P3 port contains bitwise programmable open-drain control. The P3 Port Open-drain Control Register (P3ODE) is used to select open-drain or tri-state mode for the port. When reset, the P3ODE Register is initialized to 0, with tri-state mode selected for the port.



Note 1: Even when open-drain mode is selected, the protective diode remains connected. Therefore, do not apply voltages exceeding V_{DD}.

Note 2: Read-modify-write (RMW) operation executes at open-drain mode is selected, read out the output latch states. When any other instruction is executed, external pin states is read out.


Note 3: For PMD circuit output, set the P3DR output latch to 1.

Note 4: When using P3 port as an input/output port, disable the EMG1 circuit.

5.4 Port P4 (P47 to P40)

Port P4 is an 8-bit input/output port shared with serial interface input/output. This port is switched between input and output modes using the P4 port input/output control register (P4CR). When reset, the P4CR register is initialized to 0, with the P4 port set for input mode. Also, the output latch (P4DR) is initialized to 0 when reset.

The P4 port contains bitwise programmable open-drain control. The P4 port open-drain control register (P4ODE) is used to select open-drain or tri-state mode for the port. When reset, the P4ODE register is initialized to 0, with tri-state mode selected for the port.



Note 2: Read-modify-write (RMW) operation executes at open-drain mode is selected, read out the output latch states. When any other instruction is executed, external pin states is read out.


Note 3: When using the CTC 16-bit timer (CTC) as an ordinary timer, set P47 (CTC) for output mode.

5.5 Port P6 (P67 to P60)

Port P6 is an 8-bit input/output port shared with AD converter analog input. This port is switched between input and output modes using the P6 port input/output control register (P6CR), P6 port output latch (P6DR), and ADC-CRA<AINDS>. When reset, the P6CR Register and the P6DR output latch are initialized to 0 while ADC-CRA<AINDS> is set to 1, so that P67 to P60 have their inputs fixed low (= 0). When using the P6 port as an input port, set the corresponding bits for input mode (P6CR = 0, P6DR = 1). The reason why the output latch = 1 is because it is necessary to prevent current from flowing into the shared data input circuit. When using the port as an output port, set the P6CR Register's corresponding bits to 1. When using the port for analog input, set the corresponding bits for analog input (P6CR = 0, P6DR = 0). Then set ADCCRA<AINDS> = 0, and AD conversion will start.

The ports used for analog input must have their output latches set to 0 beforehand. The actual input channels for AD conversion are selected using ADCCRA<SAIN>.

Although the bits of P6 port not used for analog input can be used as input/output ports, do not execute output instructions on these ports during AD conversion. This is necessary to maintain the accuracy of AD conversion. Also, do not apply rapidly changing signals to ports adjacent to analog input during AD conversion.



If an input instruction is executed while the P6DR output latch is cleared to 0, data "0" is read in from said bits.

Note 1: The pins used for analog input cannot be set for output mode (P6CR = 1) because they become shorted with external signals.

Note 2: When a read instruction is executed on bits of this port which are set for analog input mode, data "0" is read in.

Note 3: For DBOUT1 output, set the P6DR (P67) output latch to 1.

Note 4: When using this port in input mode (including analog input), do not use bit manipulating or other read-modify-write instructions. When a read instruction is executed on the bits of this port that are set for input, the contents of the pins are read in, so that if a read-modify-write instruction is executed, their output latches may be rewritten, making the pins unable to accept input. (A read-modify-write instruction first reads data from all of the eight bits and after modifying them (bit manipulation), writes data for all of the eight bits to the output latches.)

6. Watchdog Timer (WDT)


The watchdog timer is a fail-safe system to detect rapidly the CPU malfunctions such as endless loops due to spurious noises or the deadlock conditions, and return the CPU to a system recovery routine.

The watchdog timer signal for detecting malfunctions can be programmed only once as "reset request" or "pseudo nonmaskable interrupt request". Upon the reset release, this signal is initialized to "reset request".

When the watchdog timer is not used to detect malfunctions, it can be used as the timer to provide a periodic interrupt.

Note: Care must be taken in system design since the watchdog timer functions are not be operated completely due to effect of disturbing noise.

6.1 Watchdog Timer Configuration



6.2 Watchdog Timer Control

The watchdog timer is controlled by the watchdog timer control registers (WDTCR1 and WDTCR2). The watchdog timer is automatically enabled after the reset release.

6.2.1 Malfunction Detection Methods Using the Watchdog Timer

The CPU malfunction is detected, as shown below.


- 1. Set the detection time, select the output, and clear the binary counter.
- 2. Clear the binary counter repeatedly within the specified detection time.

If the CPU malfunctions such as endless loops or the deadlock conditions occur for some reason, the watchdog timer output is activated by the binary-counter overflow unless the binary counters are cleared. When WDTCR1<WDTOUT> is set to "1" at this time, the reset request is generated and then internal hardware is initialized. When WDTCR1<WDTOUT> is set to "0", a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in the STOP mode including the warm-up or IDLE mode, and automatically restarts (continues counting) when the STOP/IDLE mode is inactivated.

Note: The watchdog timer consists of an internal divider and a two-stage binary counter. When the clear code 4EH is written, only the binary counter is cleared, but not the internal divider. The minimum binary-counter overflow time, that depends on the timing at which the clear code (4EH) is written to the WDTCR2 register, may be 3/ 4 of the time set in WDTCR1<WDTT>. Therefore, write the clear code using a cycle shorter than 3/4 of the time set to WDTCR1<WDTT>.

Example :Setting the watchdog timer detection time to 2²¹/fc [s], and resetting the CPU malfunction detection



Watchdog Timer Control Register 1

WDTCR1	7	6	5	4	3	2	1	0	_	
(0034H)					WDTEN	W	/DTT	WDTOUT	(Initial value: **** 1	001)
	WDTEN	Watchdog	g timer enable	e/disable	0: Disable 1: Enable	(Writing the di	isable code to	WDTCR2 is	required.)	Write only
			NORMAL mode			MAL mode		,		
	Watchdog timer detection time				DV1C	K = 0	((DV1CK = 1		
			tion time	00	2 ²⁵	/fc		2 ²⁶ /fc	Write	
	WDTT	[s]	-		01	2 ²³	/fc		2 ²⁴ /fc	only
					10	2 ²¹	fc		2 ²² fc	
					11	2 ¹⁹	/fc ((2 ²⁰ /fc	
	WDTOUT	Watchdog	g timer output	t select	0: Interrupt 1: Reset re					Write only
								~	\sim \sim	7

Note 1: After clearing WDTCR1<WDTOUT> to "0", the program cannot set it to "1".

Note 2: fc: High-frequency clock [Hz], *: Don't care

3/4 of the time set in WDTCR1<WDTT>

- Note 3: WDTCR1 is a write-only register and must not be used with any of read-modify-write instructions. If WDTCR1 is read, a unknown data is read.
- Note 4: To activate the STOP mode, disable the watchdog timer or clear the counter immediately before entering the STOP mode. After clearing the counter, clear the counter again immediately after the STOP mode is inactivated.
- Note 5: To clear WDTCR1<WDTEN>, set the register in accordance with the procedures shown in "6.2.3 Watchdog Timer Disable".
- Note 6: If the watchdog timer is disabled during watchdog timer interrupt processing, the watchdog timer interrupt will never be cleared. Therefore, clear the watchdog timer (set the clear code (4EH) to WDTCR2) before disabling it, or disable the watchdog timer a sufficient time before it overflows.
- Note 7: The watchdog timer consists of an internal divider and a two-stage binary counter. When clear code (4EH) is written, only the binary counter is cleared, not the internal divider. Depending on the timing at which clear code (4EH) is written on the WDTCR2 register, the overflow time of the binary counter may be at minimum 3/4 of the time set in WDTCR1<WDTT>. Thus, write the clear code using a shorter cycle than

Watchdog Timer Control Register 2

WDTCR2 (0035H)

"			(Initial value: **** ****)	
-			_	
	WDTCR2 Write Watchdog timer control code	4EH: Clear the watchdog timer binary co B1H: Disable the watchdog timer (Disab Others: Invalid	()	Write only

0

Note 1: The disable code is valid only when WDTCR1<WDTEN> = 0.

Note 2: *: Don't care

Note 3: The binary counter of the watchdog timer must not be cleared by the interrupt task.

Note 4: Write the clear code (4EH) using a cycle shorter than 3/4 of the time set in WDTCR1<WDTT>.

Note 5: WDTCR2 is a write-only register and must not be used with any of read-modify-write instructions. If WDTCR2 is read, a unknown data is read.

6.2.2 Watchdog Timer Enable

Setting WDTCR1<WDTEN> to "1" enables the watchdog timer. Since WDTCR1<WDTEN> is initialized to "1" during reset, the watchdog timer is enabled automatically after the reset release.

6.2.3 Watchdog Timer Disable

To disable the watchdog timer, set the register in accordance with the following procedures. Setting the register in other procedures causes a malfunction of the microcontroller.

- 1. Set the interrupt master flag (IMF) to "0".
- 2. Set WDTCR2 to the clear code (4EH).
- 3. Set WDTCR1<WDTEN> to "0".
- 4. Set WDTCR2 to the disable code (B1H).

Note: While the watchdog timer is disabled, the binary counters of the watchdog timer are cleared.

Example :Disabling the watchdog timer




Table 6-1 Watchdog Timer Detection Time (Example: fc = 20 MHz)

	Watchdog Timer Detection Time[s]					
WDTT	NORM	AL Mode				
	DV1CK = 0	DV1CK = 1				
00	1.678	3.355				
01	419.430 m	838.861 m				
10	104.858 m	209.715 m				
11	26.214 m	52.429 m				

Note: If the watchdog timer is disabled during watchdog timer interrupt processing, the watchdog timer interrupt will never be cleared. Therefore, clear the watchdog timer (set the clear code (4EH) to WDTCR2) before disabling it, or disable the watchdog timer a sufficient time before it overflows.

6.2.4 Watchdog Timer Interrupt (INTWDT)

When WDTCR1<WDTOUT> is cleared to "0", a watchdog timer interrupt request (INTWDT) is generated by the binary-counter overflow.

A watchdog timer interrupt is the non-maskable interrupt which can be accepted regardless of the interrupt master flag (IMF).

When a watchdog timer interrupt is generated while the other interrupt including a watchdog timer interrupt is already accepted, the new watchdog timer interrupt is processed immediately and the previous interrupt is held pending. Therefore, if watchdog timer interrupts are generated continuously without execution of the RETN instruction, too many levels of nesting may cause a malfunction of the microcontroller.


To generate a watchdog timer interrupt, set the stack pointer before setting WDTCR1<WDTOUT>.

Example :Setting watchdog timer interrupt

LD	SP, 02BFH	: Sets the stack pointer
LD	(WDTCR1), 00001000B	: WDTOUT $\leftarrow 0$

6.2.5 Watchdog Timer Reset

When a binary-counter overflow occurs while WDTCR1<WDTOUT> is set to "1", a watchdog timer reset request is generated. When a watchdog timer reset request is generated, the internal hardware is reset. The reset time is maximum 24/fc [s] (max. 1.2 µs @ fc = 20 MHz).



7. Time Base Timer (TBT) and Divider Output (\overline{DVO})


7.1 Time Base Timer

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT).

An INTTBT (Time Base Timer Interrupt) is generated on the first falling edge of source clock (The divider output of the timing generator which is selected by TBTCK.) after time base timer has been enabled.

The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period (Figure 7-2).

The interrupt frequency (TBTCK) must be selected with the time base timer disabled (TBTEN="0"). (The interrupt frequency must not be changed with the disble from the enable state.) Both frequency selection and enabling can be performed simultaneously.




Example :Set the time base timer frequency to fc/2¹⁶ [Hz] and enable an INTTBT interrupt.

LD	(TBTCR), 00000010B	; TBTCK \leftarrow 010 (Freq. set)
LD	(TBTCR), 00001010B	; TBTEN \leftarrow 1 (TBT enable)
DI		
SET	(EIRL) . 6	
EI		

Time Base Timer is controled by Time Base Timer control register (TBTCR).

Time Base Timer Control Register




Note 1: fc; High-frequency clock [Hz], *; Don't care Note 2: Always set "0" in bit4 on TBTCR register.

Table 7-1 Time Base Timer Interrupt Frequency (Example : fc = 20.0 MHz)

/				
TRTOK	Time Base Timer Interrupt Frequency [Hz]			
ТВТСК	NORMAL, IDLE Mode			
	DV1CK = 0	DV1CK = 1		
000	2.38	1.20		
001	9.53	4.78		
010	305.18	153.50		
011	1220.70	610.35		
100	2441.40	1220.70		
101	4882.83	2441.40		
	9765.63	4882.83		
	39063.00	19531.25		
	\mathcal{O}			

7.2 Divider Output (DVO)

Approximately 50% duty pulse can be output using the divider output circuit, which is useful for piezoelectric buzzer drive. Divider output is from $\overline{\text{DVO}}$ pin.



Note 2: In case of using DVO output, set output mode by P1CR register after setting the related port output latch to "1" by P1DR register.

Note 3: fc; High-frequency clock [Hz], *; Don't care

Note 4: Be sure to write "0" to TBTCR Register bit 4.

Example : 2.44 kHz pulse output (fc = 20.0 MHz)

	Port se	etting		
LD	(ТВТС	CR), 00000000B	; DVOCK ← "00"	
LD		R), 1000000B	; DVOEN \leftarrow "1"	
			~ ((7/5
	Table 7-2	Divider Output Fre		• fc = 20.0 MHz)
			(()	. 16 20.0 Mi 12)
	DVOCK		Frequency [Hz]	
		NORMAL,		
		DV1CK=0	DV1CK=1	
	00	2.4415 k	1.22075 k	
	01	4.8825 k	2.4415 k	
	10	9.765 k	4.8825 k	
	11	19.5325 k	9.765 k	

8. 16-Bit TimerCounter 1 (TC1)

8.1 Configuration




Figure 8-1 TimerCounter 1 (TC1)

8.2 TimerCounter Control

The TimerCounter 1 is controlled by the TimerCounter 1 control register (TC1CR) and two 16-bit timer registers (TC1DRA and TC1DRB).

Timer Regist	er				\sim				
	15 14 13	12 11 10 9 8	7	6	5 4	3	2	1	0
TC1DRA		TC1DRAH (0011H)	C1DRAH (0011H) TC1DRAL (0010H)						
(0011H, 0010H)	(Initial va	alue: 1111 1111 1111 1111)			R	ead/Write			
TC1DRB		TC1DRBH (0013H)		\langle	TC1D	RBL (001	2H)		
(0013H, 0012H)	(Initial va	alue: 1111 1111 1111 1111)	Re	ad/Write (W	rite enable	ed only in	the PPG o	output more	de)
					\mathcal{T}				
TimerCou	Inter 1 Control Reg	ister	~	\frown		(\frown		
	7 6	5 4 3 2	1	0		R		>	
TC1CR (000FH)	TFF1 ACAP1 MCAP1 METT1 MPPG1	тсіѕ тсіск	Стс	AIM	Read/Wr (Initial va	ite Jue: 0000	0000)		
	Timer E/E1 central	0: Clear	\rightarrow	1: Cat	(C/	$\overline{\gamma}$			DAA
TFF1 ACAP1	Timer F/F1 control	0: Clear	~	1: Set					R/W
MCAP1	Pulse width measure- ment mode control	())) ouble edge capture 1 Single edge capture					– – R/W		
METT1	External trigger timer mode control	0:Trigger start and stop							
MPPG1	PPG output control	0:Continuous pulse generation		1:One-s	ne-shot				
		(C)	Time	er Extrig- ger	Event	Win- dow	Pulse	PPG	
		00: Stop and counter clear	220	0	0	0	0	0	
		01. Command start	70	-	-	-	-	0	
TC1S	TC1 start control	10: Rising edge start (Ex-trigger/Pulse/PP Rising edge count (Event) Positive logic count (Window)	G) –	0	ο	ο	0	0	R/W
		11: Falling edge start (Ex-trigger/Pulse/PP Falling edge count (Event) Negative logic count (Window)	G) _	0	0	0	0	0	
		NORMAL, IDLE mode							
\sim	(())	DV1CK = 0			DV1CK = 1				1
	TC1 source clock select	00 fc/2 ¹¹				fc/212			R/W
TC1CK	[Hz]	01 fc/2 ⁷				fc/2 ⁸			
	2	10 fc/2 ³		fc/2 ⁴					
	\searrow	11 External clock (TC1 pin input)							
		00: Timer/external trigger timer/event co	unter mode	•					
TC1M	TC1 operating mode select	01: Window mode 10: Pulse width measurement mode							R/W
	00.001	10: Pulse width measurement mode 11: PPG (Programmable pulse generate) output mode							

Note 1: fc: High-frequency clock [Hz]

Note 2: The timer register consists of two shift registers. A value set in the timer register becomes valid at the rising edge of the first source clock pulse that occurs after the upper byte (TC1DRAH and TC1DRBH) is written. Therefore, write the lower byte and the upper byte in this order (it is recommended to write the register with a 16-bit access instruction). Writing only the lower byte (TC1DRAL and TC1DRBL) does not enable the setting of the timer register.

Note 3: To set the mode, source clock, PPG output control and timer F/F control, write to TC1CR during TC1CR<TC1S>=00. Set the timer F/F1 control until the first timer start after setting the PPG mode.

Note 4: Auto-capture can be used only in the timer, event counter, and window modes.

Note 5: To set the timer registers, the following relationship must be satisfied.

TC1DRA > TC1DRB > 1 (PPG output mode), TC1DRA > 1 (other modes)

- Note 6: Set TC1CR<TFF1> to "0" in the mode except PPG output mode.
- Note 7: Set TC1DRB after setting TC1CR<TC1M> to the PPG output mode.
- Note 8: When the STOP mode is entered, the start control (TC1CR<TC1S>) is cleared to "00" automatically, and the timer stops. After the STOP mode is exited, set the TC1CR<TC1S> to use the timer counter again.
- Note 9: Use the auto-capture function in the operative condition of TC1. A captured value may not be fixed if it's read after the execution of the timer stop or auto-capture disable. Read the capture value in a capture enabled condition.
- Note 10:Since the up-counter value is captured into TC1DRB by the source clock of up-counter after setting TC1CR<ACAP1> to "1". Therefore, to read the captured value, wait at least one cycle of the internal source clock before reading TC1DRB for the first time.

Page 59

8.3 Function

TimerCounter 1 has six types of operating modes: timer, external trigger timer, event counter, window, pulse width measurement, programmable pulse generator output modes.

8.3.1 Timer mode


In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter and the timer register 1A (TC1DRA) value is detected, an INTTC1 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting. Setting TC1CR<ACAP1> to "1" captures the up-counter value into the timer register 1B (TC1DRB) with the auto-capture function. Use the auto-capture function in the operative condition of TC1. A captured value may not be fixed if it's read after the execution of the timer stop or auto-capture disable. Read the capture value in a capture enabled condition. Since the up-counter value is captured into TC1DRB by the source clock of up-counter after setting TC1CR<ACAP1> to "1". Therefore, to read the captured value, wait at least one cycle of the internal source clock before reading TC1DRB for the first time.

TC1CK		NORMAL,	IDLE Mode		
	DV1C	CK = 0	DV1CK = 1		
	Resolution [µs]	Maximum Time Setting [s]	Resolution [µs]	Maximum Time Setting [s]	
00	102.4	6.7108	204.8	13.4216	
01	6.4	0.4194	12.8	0.8388	
10	0.5	26.214 m	0.8	52.428 m	

Table 8-1 Source Clock for TimerCounter 1 (Example: fc = 20 MHz)

Example 1 :Setting the timer mode with source clock $fc/2^{11}$ [Hz] and generating an interrupt 1 second later (fc = 20 MHz, CGCR<DV1CK> = "0")

	LDW	(TC1DRA), 2625H	, Sets the timer register (1 s \div 2 ¹¹ /fc = 2625H)
	DI		; IMF= "0"
~ ~	SET	(EIRD). 2	; Enables INTTC1
	EI		; IMF= "1"
	LD	(TC1CR), 0000000B	; Selects the source clock and mode
	LD	(TC1CR), 00010000B	; Starts TC1
Example 2 :Aut	to-capture	\bigcirc	
		(TC1CR), 01010000B	; ACAP1 ← 1
\searrow	:	\searrow	; Wait at least one cycle of the internal source clock
	LD	WA, (TC1DRB)	; Reads the capture value



8.3.2 External Trigger Timer Mode

In the external trigger timer mode, the up-counter starts counting by the input pulse triggering of the TC1 pin, and counts up at the edge of the internal clock. For the trigger edge used to start counting, either the rising or falling edge is defined in TC1CR<TC1S>.

• When TC1CR<METT1> is set to "1" (trigger start and stop)

When a match between the up-counter and the TC1DRA value is detected after the timer starts, the up-counter is cleared and halted and an INTTC1 interrupt request is generated.

If the edge opposite to trigger edge is detected before detecting a match between the up-counter and the TC1DRA, the up-counter is cleared and halted without generating an interrupt request. Therefore, this mode can be used to detect exceeding the specified pulse by interrupt.

After being halted, the up-counter restarts counting when the trigger edge is detected.


• When TC1CR<METT1> is set to "0" (trigger start)

When a match between the up-counter and the TC1DRA value is detected after the timer starts, the up-counter is cleared and halted and an INTTC1 interrupt request is generated.

The edge opposite to the trigger edge has no effect in count up. The trigger edge for the next counting is ignored if detecting it before detecting a match between the up-counter and the TC1DRA.

Since the TC1 pin input has the noise rejection, pulses of 4/fc [s] or less are rejected as noise. A pulse width of 12/fc [s] or more is required to ensure edge detection.


Example 1 :Generating an interrupt 1 ms after the rising edge of the input pulse to the TC1 pin (fc =20 MHz, CGCR<DV1CK> = "1")



Example 2 :Generating an interrupt when the low-level pulse with 4 ms or more width is input to the TC1 pin (fc = 20 MHz, CGCR < DV1CK > = "1")

LDW	(TC1DRA), 0138H	; 4 ms ÷ 2 ⁸ /fc = 0138H
DI		; IMF= "0"
SET	(EIRD). 2	; Enables INTTC1 interrupt
EI		; IMF= "1"
LD	(TC1CR), 00000100B	; Selects the source clock and mode
LD	(TC1CR), 01110100B	; Starts TC1 external trigger, METT1 = 0

TOSHIBA




8.3.3 Event Counter Mode

In the event counter mode, the up-counter counts up at the edge of the input pulse to the TC1 pin. Either the rising or falling edge of the input pulse is selected as the count up edge in TC1CR<TC1S>.

When a match between the up-counter and the TC1DRA value is detected, an INTTC1 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting at each edge of the input pulse to the TC1 pin. Since a match between the up-counter and the value set to TC1DRA is detected at the edge opposite to the selected edge, an INTTC1 interrupt request is generated after a match of the value at the edge opposite to the selected edge.

Two or more machine cycles are required for the low-or high-level pulse input to the TC1 pin.

Setting TC1CR<ACAP1> to "1" captures the up-counter value into TC1DRB with the auto capture function. Use the auto-capture function in the operative condition of TC1. A captured value may not be fixed if it's read after the execution of the timer stop or auto-capture disable. Read the capture value in a capture enabled condition. Since the up-counter value is captured into TC1DRB by the source clock of up-counter after setting TC1CR<ACAP1> to "1". Therefore, to read the captured value, wait at least one cycle of the internal source clock before reading TC1DRB for the first time.




8.3.4 Window Mode

In the window mode, the up-counter counts up at the rising edge of the pulse that is logical ANDed product of the input pulse to the TC1 pin (window pulse) and the internal source clock. Either the positive logic (count up during high-going pulse) or negative logic (count up during low-going pulse) can be selected.

When a match between the up-counter and the TC1DRA value is detected, an INTTC1 interrupt is generated and the up-counter is cleared.

Define the window pulse to the frequency which is sufficiently lower than the internal source clock programmed with TC1CR<TC1CK>.



8.3.5 Pulse Width Measurement Mode

In the pulse width measurement mode, the up-counter starts counting by the input pulse triggering of the TC1 pin, and counts up at the edge of the internal clock. Either the rising or falling edge of the internal clock is selected as the trigger edge in TC1CR<TC1S>. Either the single- or double-edge capture is selected as the trigger edge in TC1CR<MCAP1>.

• When TC1CR<MCAP1> is set to "1" (single-edge capture)

Either high- or low-level input pulse width can be measured. To measure the high-level input pulse width, set the rising edge to TC1CR<TC1S>. To measure the low-level input pulse width, set the falling edge to TC1CR<TC1S>.

When detecting the edge opposite to the trigger edge used to start counting after the timer starts, the up-counter captures the up-counter value into TC1DRB and generates an INTTC1 interrupt request. The up-counter is cleared at this time, and then restarts counting when detecting the trigger edge used to start counting.

• When TC1CR<MCAP1> is set to "0" (double-edge capture)

The cycle starting with either the high- or low-going input pulse can be measured. To measure the cycle starting with the high-going pulse, set the rising edge to TC1CR<TC1S>. To measure the cycle starting with the low-going pulse, set the falling edge to TC1CR<TC1S>.


When detecting the edge opposite to the trigger edge used to start counting after the timer starts, the up-counter captures the up-counter value into TC1DRB and generates an INTTC1 interrupt request. The up-counter continues counting up, and captures the up-counter value into TC1DRB and generates an INTTC1 interrupt request when detecting the trigger edge used to start counting. The up-counter is cleared at this time, and then continues counting.

- Note 1: The captured value must be read from TC1DRB until the next trigger edge is detected. If not read, the captured value becomes a don't care. It is recommended to use a 16-bit access instruction to read the captured value from TC1DRB.
- Note 2: For the single-edge capture, the counter after capturing the value stops at "1" until detecting the next edge. Therefore, the second captured value is "1" larger than the captured value immediately after counting starts.
- Note 3: The first captured value after the timer starts may be read incorrectively, therefore, ignore the first captured value.

TOSHIBA

	CLR	(INTTC1SW). 0	; INTTC1 service switch initial setting Address set to convert INTTC1SW at each INTTC1
	LD	(TC1CR), 00000110B	; Sets the TC1 mode and source clock
	DI		; IMF= "0"
	SET	(EIRD). 2	; Enables INTTC1
	EI		; IMF= "1"
	LD	(TC1CR), 00100110B	; Starts TC1 with an external trigger at MCAP1 = 0
	:		
PINTTC1:	CPL	(INTTC1SW). 0	; INTTC1 interrupt, inverts and tests INTTC1 service switch
	JRS	F, SINTTC1	
	LD	A, (TC1DRBL)	; Reads TC1DRB (High-level pulse width)
	LD	W,(TC1DRBH)	
	LD	(HPULSE), WA	; Stores high-level pulse width in RAM
	RETI		
SINTTC1:	LD	A, (TC1DRBL)	; Reads TC1DRB (Cycle)
	LD	W,(TC1DRBH)	
	LD	(WIDTH), WA	; Stores cycle in RAM
	:		\sim ($0/5$)
	RETI		; Duty calculation
	:		
VINTTC1:	DW	PINTTO1	; INTTC1 Interrupt vector
		\overline{C}	<u>\</u>
			WIDTH
	6	HPULSE	
TC1 pin	\sim		
INTTC1 int	terrupt reque	st	<u>л</u>
INTTC1SV	V		
\sim	~		
	D	$\langle \gamma \rangle$	
	_	Al	
	(\square	
	$\langle \langle \rangle \rangle$	\subseteq	
\searrow		\checkmark	

Example :Duty measurement (resolution fc/2⁷ [Hz], CGCR<DV1CK> = "0")



8.3.6 Programmable Pulse Generate (PPG) Output Mode

In the programmable pulse generation (PPG) mode, an arbitrary duty pulse is generated by counting performed in the internal clock. To start the timer, TC1CR<TC1S> specifies either the edge of the input pulse to the TC1 pin or the command start. TC1CR<MPPG1> specifies whether a duty pulse is produced continuously or not (one-shot pulse).

• When TC1CR<MPPG1> is set to "0" (Continuous pulse generation)

When a match between the up-counter and the TC1DRB value is detected after the timer starts, the level of the \overline{PPG} pin is inverted and an INTTC1 interrupt request is generated. The up-counter continues counting. When a match between the up-counter and the TC1DRA value is detected, the level of the \overline{PPG} pin is inverted and an INTTC1 interrupt request is generated. The up-counter is cleared at this time, and then continues counting and pulse generation.

When TC1CR<TC1S> is cleared to "00" during PPG output, the PPG pin retains the level immediately before the counter stops.

• When TC1CR<MPPG1> is set to "1" (One-shot pulse generation)

When a match between the up-counter and the TC1DRB value is detected after the timer starts, the level of the \overline{PPG} pin is inverted and an INTTC1 interrupt request is generated. The up-counter continues counting. When a match between the up-counter and the TC1DRA value is detected, the level of the \overline{PPG} pin is inverted and an INTTC1 interrupt request is generated. TC1CR<TC1S> is cleared to "00" automatically at this time, and the timer stops. The pulse generated by PPG retains the same level as that when the timer stops.

Since the output level of the \overline{PPG} pin can be set with TC1CR<TFF1> when the timer starts, a positive or negative pulse can be generated. Since the inverted level of the timer F/F1 output level is output to the \overline{PPG} pin, specify TC1CR<TFF1> to "0" to set the high level to the \overline{PPG} pin, and "1" to set the low level to the \overline{PPG} pin. Upon reset, the timer F/F1 is initialized to "0".


Note 1: To change TC1DRA or TC1DRB during a run of the timer, set a value sufficiently larger than the count value of the counter. Setting a value smaller than the count value of the counter during a run of the timer may generate a pulse different from that specified.


Note 2: Do not change TC1CR<TFF1> during a run of the timer. TC1CR<TFF1> can be set correctly only at initialization (after reset). When the timer stops during PPG, TC1CR<TFF1> can not be set correctly from this point onward if the PPG output has the level which is inverted of the level when the timer starts. (Setting TC1CR<TFF1> specifies the timer F/F1 to the level inverted of the programmed value.) Therefore, the timer F/E1 needs to be initialized to ensure an arbitrary level of the PPG output. To initialize the timer F/F1, change TC1CR<TC1M> to the timer mode (it is not required to start the timer mode), and then set the PPG mode. Set TC1CR<TFF1> at this time.


Note 3: In the PPG mode, the following relationship must be satisfied.

Note 4: Set TC1DRB after changing the mode of TC1M to the PPG mode.

TC1DRA > TC1DRB









9. 16-Bit Timer (CTC)

9.1 Configuration



9.2 Control

Compare timer/counter 1 is controlled using Compare timer/counter 1 Control Registers (CTC1CR1 and CTC1CR2), as well as three 16-bit Timer Registers (CTC1DRA, CTC1DRB, and CTC1DRC).



Setting-up the CTC1CR1 Register

			Timer	Event	PPG	
CTC1S	Control start	0: Stop and clear counter 1: Command start	0	0	0	
			0	0	0	
CTC1SM	Select start	0: Software start	0	0	о	
OTOTOM	Ocider start	1: External trigger start	0	$\mathbf{x}_{\mathbf{f}}$	0	
CTC1E	Select external trigger edge	0: Enable one edge		0	о	
OTOTE	Coloci oxioniai inggol ougo	1: Enable both edges	0	×	0	
CTC1SE	Select external trigger start	0: Rising edge	0	0	0	R/W
OTOTOL	edge	1: Falling edge	0	о	о	17/10
CTC1CY	Select cycle	0: Successive	0	0	0	
010101		1: One shot	0	×	0	
CTC1M	Set operation mode	0: Timer/Event counter modes		SC	\searrow	
		1: PPG (programmable pulse generator) out	put mode	<u>14 / </u>	\geq	
PPGFF0	Select PPG output	0: Forward output immediately after start 1: Reverse output immediately after start	\diamond	Y/	$\hat{\mathbf{D}}$	
CTC1RES	Reset all	0: Normal operation 1: CTC1 reset	2	50		

Setting-up the CTC1CR2 Register

ſ	CTC1FF0	Control timer output F/F0	0: Clear 1: Set			\mathcal{D}			
Γ			\mathbb{N}		NORMAL and	IDLE Mode	S		
		C		DV1CK = 0	DV1CK = 1	Timer	Event	PPG	
			000	fc/2 ¹¹	fc/2 ¹²	0	-	×	
		$C \land$	001	fc/27	fc/2 ⁸	0	-	×	
		Select timer/counter clock	010	fc/2 ⁵	fc/2 ⁶	о	-	×	
	CTC1CK source Unit: Hz		011	fc/2 ³	fc/2 ⁴	0	-	×	
			100	fc/2 ²	fc/2 ³	0	-	o Note3	R/W
			101	fc/2	fc/2 ²	0	-	0	
			110		-	×	×	×	
	~ ~		111		clock input pin input)	-	0	×	
	\sim		00: CTC			1REG			
	CTC1REG	Set registers used by timer/ counter		1DRA + CTC1DRE 1DRA + CTC1DRE		2REG 3REG			
	(\bigcirc)		11: Rese						
\backslash	EXTRGDIS	External trigger input Note4	0: Enable external trigger input1: Disable external trigger input						

Note 1: fc: Clock [Hz]

Note 2: Make sure the timer/counter is idle (CTC1CR1<CTC1SM, CTC1S> = 00) before setting operation mode, edge, start, source clock, external trigger timer mode control, and PPG output control.

Note 3: When DV1CK=1, CTC1CR2<CTC1CK>=100 cannot be used.

- Note 4: When CTC1 input is not used in the CTC1 timer, external trigger input must be disabled (CTC1CR2<EXTRGDIS> = 1) regardless of the selected mode.
- Note 5: The CTC1DRB and CTC1DRC Registers cannot be accessed for write unless they are set for PPG output mode and specified with CTC1CR2<CTC1REG>.
- Note 6: CTC1CR1<CTC1E> is effective only when using an external clock as trigger (CTC1CR1<CTC1SM>).
- Note 7: Data must be written to as many data registers as set with CTC1CR2<CTC1REG>.
- Note 8: To write data to CTC1DRA/B/C, use the LDW instruction, or use the LD instruction writing in order of L, H.
- Note 9: Data register values must be written to the respective registers before starting. To modify the values after starting, write the new data within an interval from an INTCTC1 interrupt to the next INTCTC1.

- Note 10:Specifying CTC1CR1<CTC1RES> = 1 causes all conditions to be reset. Even when the CTC circuit is operating, they are reset, and the PPG output becomes "0". However, only the INTCTC1 signal is not reset if the signal is being generated.
- Note 11:For event counter mode (when CTC pin input is selected in timer mode), the active edge of the external trigger to count can be selected with CTC1CR1<CTC1SE>.

Note 12:Disabling external trigger input with CTC1CR2<EXTRGDIS> creates the 0 input state.

Note 13:To stop the counter by software at trigger start, set CTC1CR2<CTC1SM, CTC1S> = 00.

Note 14:The number of registers set and the values set in the timer registers must meet the conditions shown below.

Number of	of Registers	Timer Register Value Conditions
	1 Register	CTC1DRA≥2
CTC1REG	2 Register	CTC1DRB > CTC1DRA + 1, and CTC1DRA ≥ 2
	3 Register	CTC1DRC > CTC1DRB + 1, CTC1DRB > CTC1DRA + 1, and CTC1DRA ≥ 2

2	
\overline{O}	
s (
$\overline{0}$	
>	

9.3 Function

Compare timer/counter 1 has three modes: timer, event counter, and programmable pulse generator output modes.

9.3.1 Timer mode with software start


In this mode, the timer/counter (16-bit counter) counts up synchronously with the internal clock. When the counter value and the set value of Compare Timer Register 1A (CTC1DRA) match, an INTCTC1 interrupt is generated and the counter is cleared. After the counter is cleared, it restarts and continues counting up.

	NORMAL and IDLE Modes				
CTC1CK	DV10	CK = 0	DV10	CK = 1	
	Resolution [µs]	Maximum Setting Time [s]	Resolution [µs]	Maximum Setting Time [s]	
000	102.4	6.71	204.8	13.42	
001	6.4	0.419	12.8	0.839	
010	1.6	0.105	3.2	0.210	
011	0.4	26.21 m	0.8	52.43 m	
100	0.2	13.11 m	0.4	26.21 m	
101	0.1	6.55 m	0.2	13.11 m	
110	-	$\langle \langle \cdot \rangle$		-	
Counter 0 1 2 3 4 5 6 7 8 9 Timer Register A INTCTC1 interrupt INTCTC1 interrupt Successive Succe					
Figure 9-2 Timer Mode Timing Chart					
Note If the	CTC input port (P47) is se	t for input mode, the time	er/counter is reset by an i	nput edge on port. When	
Note: If the CTC input port (P47) is set for input mode, the timer/counter is reset by an input edge on port. When using the timer/counter as an ordinary timer, set CTC1CR2 <extrgdis> to 1 or set P47 for output mode.</extrgdis>					


Table 9-1 Internal Clock Source for Compare Timer/Counter 1 (Example: fc = 20 MHz)

9.3.2 Timer mode with external trigger start

In this timer mode, the timer/counter starts counting as triggered by input on CTC pin (rising or falling edge selected with CTC1CR1<CTC1SE>). The source clock is an internal clock. For successive cycles, when the counter value and the set value of the CTC1DRA Register match, an INTCTC1 interrupt is generated and the counter is cleared and then restarted. The counter is stopped by a trigger input on CTC pin and restarted by the next trigger input. For a one-shot cycle, when the counter value and the set value of the CTC1DRA Register match, an INTCTC1 interrupt is generated and the counter is cleared and stopped. The counter restarts counting up by input on CTC pin. When CTC1CR1<CTC1E> = 1, the counter is cleared and stops counting at an edge on CTC pin input opposite the active edge that triggers the counter to start counting. In this mode, an interrupt can be generated by entering a pulse which has a certain width. When CTC1CR1<CTC1E> = 0, opposite edges on CTC input are ignored.




TOSHIBA



 (II) When rising start edge is selected, with counting enabled on both edges (CTC1SE = 0, CTC1E = 1)

9.3.3 Event counter mode

In this mode, the timer/counter counts up at the active edge on CTC pin input (rising or falling edge selected with the CTC1CR1<CTC1SE> which is provided for selecting external trigger edge). When the counter value and the set value of the CTC1DRA Register match, an INTCTC1 interrupt is generated and the counter is cleared. After the counter is cleared, it restarts and continues counting up at each edge on CTC pin input. The maximum applied frequency is shown in the table below. Because coincidence detection is made at an edge opposite the selected edge, the external clock signal on CTC pin must always be entered.






Table 9-2	External Clock Source for Compare Timer/Counter 1	

	NORMAL and IDLE Modes
Maximum applied frequency [Hz]	Up to fc/2 ²
Minimum pulse width	2 ² /fc and over

9.3.4 Programmable Pulse Generate (PPG) output mode


The timer/counter starts counting as a command or edge on CTC pin input (rising/falling edge and one/both edges respectively selected with the CTC1CR1<CTC1SE> and CTC1CR1<CTC1E>). The source clock is an internal clock. When matched with the CTC1DR A/B/C Registers, the timer output F/F corresponding to each mode is inverted. When matched with the CTC1DR A/B/C Registers next time, the timer output F/F is inverted again. An INTCTC1 interrupt request is generated when the counter value matches the maximum register value set by CTC1CR2<CTCREG>. The timer output F/F is cleared to 0 when reset. Because CTC1CR2<CTC1FF0> can be used to set the initial value for the timer output F/F, an active-high or active-low pulse whichever is desired can be output. The CTC1DRB and CTC1DRC Registers cannot be accessed for write unless they are set for PPG output mode and the registers used are selected with CTC1CR2<CTC1REG>. The number of registers set can be altered during operation. In this case, however, be sure to set the number of registers used and write values to the data registers before the next CTC1INIT1 is output after the first CTC11NIT1 output. Even when only altering the data register values while leaving the number of registers unchanged, be sure to do this within the same period of time.

	NORMAL	and IDLE Modes	
CTC1CK	DV1CK = 0	DV10	CK = 1
	Resolution [µs] / Maximum Setting Time	[s] Resolution [μs]	Maximum Setting Time [s]
000	- (()) -	-	-
001			-
010			-
011		-	-
100	0.2 13.11 m	-	-
101	0.1 6.55 m	0.2	13.11m
110	-	-	-

Table 9-3 Internal Clock Source for Compare Timer/Counter 1 (Example: fc = 20 MHz)


Note: When Port P47 is set as a CTC input port, an edge input resets the timer/counter. when PPG output mode is selected and external trigger start is not used, set CTC1CR2<EXTRGDIS> to "1" or set P47 as an output port.

(I) One register used (CTC1REG = 00) When set to command start.





a) Successive Start Stop CTC pin input Internal clock Counter 0 m m 1 0 Timer Register A m Timer Register B n PPG2 pin output Initial value INTCTC1 interrupt Successive b) One shot Start Start CTC pin input Internal clock m ø Counter 0 1 1 Timer Register A i m Timer Register B h PPG2 pin output INTCTC1 interrupt One shot Two Register One Edge Trigger Start Mode Timing Chart Figure 9-7

(II) Two registers used (CTC1REG = 01)When set to the external trigger rising edge start and the one edge enable.



When set to the external trigger rising edge start and the both edges enable.







Note: In the single-shot mode, the PPG pin output is not toggled at the last register match; it stays at the value specified with CTC1CR2<CTC1FF0>.

Figure 9-9 Three Register Command Start Mode Timing Chart

Detail operation at start that varies depending on how CTC1CR2<CTC1FF0> and CTC1CR1<PPGFF0> are set during PPG output.






By changing the port-shared output for PPG output before the counter starts counting after setting CTC1CR2<CTC1FF0>, it is possible to determine the initial value of PPG output.

TOSHIBA


10.8-Bit TimerCounter 3 (TC3)

10.1 Configuration



10.2 TimerCounter Control

The TimerCounter 3 is controlled by the TimerCounter 3 control register (TC3CR) and two 8-bit timer registers (TC3DRA and TC3DRB).



Note 1: fc: High-frequency clock [Hz], *: Don't care

- Note 2: Set the operating mode and source clock when TimerCounter stops (TC3CR<TC3S> = 0).
- Note 3: To set the timer registers, the following relationship must be satisfied.
- TC3DRA > 1 (Timer/event counter mode)
- Note 4: Auto-capture (TC3CR<ACAP>) can be used only in the timer and event counter modes.
- Note 5: When the read instruction is executed to TC3CR, the bit 5 and 7 are read as a don't care.
- Note 6: Do not program TC3DRA when the timer is running (TC3CR<TC3S> = 1).
- Note 7: When the STOP mode is entered, the start control (TC3CR<TC3S>) is cleared to 0 automatically, and the timer stops. After the STOP mode is exited, TC3CR<TC3S> must be set again to use the timer counter.

10.3 Function

TimerCounter 3 has three types of operating modes: timer, event counter and capture modes.

10.3.1 Timer mode

In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter and the timer register 3A (TC3DRA) value is detected, an INTTC3 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting. Setting TC3CR<ACAP> to 1 captures the up-counter value into the timer register 3B (TC3DRB) with the auto-capture function. The count value during timer operation can be checked by executing the read instruction to TC3DRB.

Note:00H which is stored in the up-counter immediately after detection of a match is not captured into TC3DRB. (Figure 10-2)





Figure 10-2 Auto-Capture Function

Table 10-1 Source Clock for TimerCounter 3 (Example: fc = 20 MHz)

тсзск		NORMAL,	IDLE mode	
$\langle \langle \rangle$		DV1CK = 0	<i>J</i>	DV1CK = 1
	Resolution [µs]	Maximum Time Setting [ms]	Resolution [µs]	Maximum Time Setting [ms]
000	409.6	104.45	819.2	208.90
001	204.8	52.22	409.6	104.45
010	102.4	26.11	204.8	52.22
011	51.2	13.06	102.4	26.11
100 (25.6) 6.53	51.2	13.06
101	12.8	3.06	25.6	6.53
110	6.4	1.63	12.8	3.06



10.3.2 Event Counter Mode

In the event counter mode, the up-counter counts up at the rising edge of the input pulse to the TC3 pin.

When a match between the up-counter and TC3DRA value is detected, an INTTC3 interrupt is generated and up-counter is cleared. After being cleared, the up-counter restarts counting at each rising edge of the input pulse to the TC3 pin. Since a match is detected at the falling edge of the input pulse to TC3 pin, an INTTC3 interrupt request is generated at the falling edge immediately after the up-counter reaches the value set in TC3DRA.

The maximum applied frequencies are shown in Table 10-2. The pulse width larger than one machine cycle is required for high-going and low-going pulses.

Setting TC3CR<ACAP> to 1 captures the up-counter value into TC3DRB with the auto-capture function. The count value during a timer operation can be checked by the read instruction to TC3DRB.

Sets the clock mode

Starts TC3

0.5 s ÷ 1/50 = 25 = 19H

Note:00H which is stored in the up-counter immediately after detection of a match is not captured into TC3DRB. (Figure 10-2)

Example :Inputting 50 Hz pulse to TC3, and generating interrupts every 0.5 s

LD	(TC3CR), 00001110B

- LD (TC3DRA), 19H
- LD (TC3CR), 00011110B




Figure 10-4 Event Counter Mode Timing Chart

10.3.3 Capture Mode

In the capture mode, the pulse width, frequency and duty cycle of the pulse input to the TC3 pin are measured with the internal clock. The capture mode is used to decode remote control signals, and identify AC50/60 Hz.

When the falling edge of the TC3 input is detected after the timer starts, the up-counter value is captured into TC3DRB. Hereafter, whenever the rising edge is detected, the up-counter value is captured into TC3DRA and the INTTC3 interrupt request is generated. The up-counter is cleared at this time. Generally, read TC3DRB and TC3DRA during INTTC3 interrupt processing. After the up-counter is cleared, counting is continued and the next up-counter value is captured into TC3DRB.

When the rising edge is detected immediately after the timer starts, the up-counter value is captured into TC3DRA only, but not into TC3DRB. The INTTC3 interrupt request is generated. When the read instruction is executed to TC3DRB at this time, the value at the completion of the last capture (FF immediately after a reset) is read.

The minimum input pulse width must be larger than one cycle width of the source clock programmed in TC3CR<TC3CK>.


The INTTC3 interrupt request is generated if the up-counter overflow (FFH) occurs during capture operation before the edge is detected. TC3DRA is set to FFH and the up-counter is cleared. Counting is continued by the up-counter, but capture operation and overflow detection are stopped until TC3DRA is read. Generally, read TC3DRB first because capture operation and overflow detection resume by reading TC3DRA.

	Timer start		$\langle \langle \rangle$				
TC3CR <tc3s></tc3s>	·	(
Source clock			ĂIJ.			Π"ΩΩ	
Counter			<u>%</u> 1 * \\		XX1X2X3		$0 \times 1 \times 2 \times 3 \times 3$
TC3 pin input		$\overline{(7)}$	4				
Internal wavefor	rm		Capture		Capture		
TC3DRA		Capture	k	Capture	X n	Capture	FF (Overflow)
TC3DRB		Xi		m			
INTTC3 interrupt reques	ıt				Л		
Read of TC3DF		21					
\langle		Chiny and		Ando Timin			
$\langle \langle \langle \rangle \rangle$		Figure 10-	5 Capture N	vioae riminą	g Chart		
	\searrow						

TOSHIBA


11.8-Bit TimerCounter 4 (TC4)

11.1 Configuration



11.2 TimerCounter Control

The TimerCounter 4 is controlled by the TimerCounter 4 control register (TC4CR) and timer registers 4 (TC4DR).



Note 1: fc: High-frequency clock [Hz], *: Don't care

Note 2: To set the timer registers, the following relationship must be satisfied. $1 \le TC4DR \le 255$

- Note 3: To start timer operation (TC4CR<TC4S> = 0 → 1) or disable timer operation (TC4CR<TC4S> = 1→ 0), do not change the TC4CR<TC4M, TC4CK> setting. During timer operation (TC4CR<TC4S> = 1→ 1), do not change it, either. If the setting is programmed during timer operation, counting is not performed correctly.
- Note 4: The event counter and PWM output modes are used only in the NOMAL and IDLE modes.
- Note 5: When the STOP mode is entered, the start control (TC4S) is cleared to "0" automatically.

Note 6: The bit 6 and 7 of TC4CR are read as a don't care when these bits are read.

Note 7: In the timer, event counter and PDO modes, do not change the TC4DR setting when the timer is running.

Note 8: When the high-frequency clock fc exceeds 10 MHz, do not select the source clock of TC4CR< TC4CK> = 110. Note 9: For available source clocks depending on the operation mode, refer to the following table.

Note 9: For available source clocks depending on the operation mode, refer to the following

			Timer Mode	Event Counter Mode	PDO Mode	PWM Mode
		\searrow	HILLER WODE	Eveni Counter Mode	PDO Mode	F WW WOUL
		000	0	_	0	-
\sim		001	o	_	0	-
		010	0	_	0	-
	TC4CK	011	0	-	-	0
		100	-	_	-	0
		101	-	_	-	0
		110	-	-	-	0
		111	-	0	-	×

Note: O : Available source clock

11.3 Function

TimerCounter 4 has four types of operating modes: timer, event counter, programmable divider output (PDO), and pulse width modulation (PWM) output modes.

11.3.1 Timer Mode

In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter and the TC4DR value is detected, an INTTC4 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting.

TC4CK	NORMAL, IDLE Mode							
		DV1CK = 0	$\mathcal{A}($	(\land)				
	Resolution [µs]	Maximum Time Setting [ms]	Resolution	Maximum Time Setting [ms]				
000	102.4	26.11	204.8	52.22	\mathbb{N}			
001	6.4	1.63	12.8	3.28	$\overline{\mathcal{O}}$			
010	1.6	0.41	3.2	0.82				
011	0.4	0.10	0.8	0.20				
			\sim		•			

Table 11-1 Internal Source Clock for TimerCounter 4 (Example: fc = 20 MHz)


11.3.2 Event Counter Mode

In the event counter mode, the up-counter counts up at the rising edge of the input pulse to the TC4 pin.

When a match between the up-counter and the TC4DR value is detected, an INTTC4 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting at rising edge of the TC4 pin. Since a match is detected at the falling edge of the input pulse to the TC4 pin, the INTTC4 interrupt request is generated at the falling edge immediately after the up-counter reaches the value set in TC4DR.

The minimum pulse width applied to the TC4 pin are shown in Table 11-2. The pulse width larger than two machine cycles is required for high- and low-going pulses.

Note: The event counter mode can used in the NORMAL and IDLE modes only.




11.3.3 Programmable Divider Output (PDO) Mode

The programmable divider output (PDO) mode is used to generated a pulse with a 50% duty cycle by counting with the internal clock.

When a match between the up-counter and the TC4DR value is detected, the logic level output from the PDO4 pin is switched to the opposite state and INTTC4 interrupt request is generated. The up-counter is cleared at this time and then counting is continued. When a match between the up-counter and the TC4DR value is detected, the logic level output from the PDO4 pin is switched to the opposite state again and INTTC4 interrupt request is generated. The up-counter is cleared at this time, and then counting and PDO are continued.

When the timer is stopped, the PDO4 pin is high. Therefore, if the timer is stopped when the PDO4 pin is low, the duty pulse may be shorter than the programmed value.



Example :Generating 1024 Hz pulse (fc = 20.0 Mhz and CGCR<DV1CK> = 0)

11.3.4 Pulse Width Modulation (PWM) Output Mode

The pulse width modulation (PWM) output mode is used to generate the PWM pulse with up to 8 bits of resolution by an internal clock.

When a match between the up-counter and the TC4DR value is detected, the logic level output from the $\overline{PWM4}$ pin becomes low. The up-counter continues counting. When the up-counter overflow occurs, the $\overline{PWM4}$ pin becomes high. The INTTC4 interrupt request is generated at this time.

When the timer is stopped, the PWM4 pin is high. Therefore, if the timer is stopped when the PWM4 pin is low, one PMW cycle may be shorter than the programmed value.


TC4DR is serially connected to the shift register. If TC4DR is programmed during PWM output, the data set to TC4DR is not shifted until one PWM cycle is completed. Therefore, a pulse can be modulated periodically. For the first time, the data written to TC4DR is shifted when the timer is started by setting TC4CR<TC4S> to 1.

Note 1: The PWM output mode can be used only in the NORMAL and IDEL modes.

Note 2: In the PWM output mode, program TC4DR immediately after the INTTC4 interrupt request is generated (typically in the INTUC4 interrupt service routine.) When the programming of TC4DR and the INTTC4 interrupt occur at the same time, an unstable value is shifted, that may result in generation of pulse different from the programmed value until the next INTTC4 interrupt request is issued.

TMP88PH41NG

<u>TOSHIBA</u>



12. Motor Control Circuit (PMD: Programmable motor driver)

The TMP88PH41NG contains one channel of motor control circuits used for sinusoidal waveform output. This motor control circuit can control brushless DC motors or AC motors with or without sensors. With its primary functions like those listed below incorporated in hardware, it helps to accomplish sine wave motor control easily, with the software load significantly reduced.

- 1. Rotor position detect function
 - Can detect the rotor position, with or without sensors
 - Can be set to determine the rotor position when detection matched a number of times, to prevent erroneous detection
 - · Can set a position detection inhibit period immediately after PWM-on
- 2. Independent timer and timer capture functions for motor control
 - Contains one-channel magnitude comparison timer and two-channel coincidence comparison timers that operate synchronously for position detection
- 3. PWM waveform generating function
 - Generates 12-bit PWM with 100 ns resolution-
 - Can set a frequency of PWM interrupt occurrence
 - Can set the dead time at PWM-on
- 4. Protective function
 - · Provides overload protective function based on protection signal input
- 5. Emergency stop function in case of failure
 - Can be made to stop in an emergency by EMG input or timer overflow interrupt
 - · Not easily cleared by software runaway
- 6. Auto commutation/Auto position detection start function
 - Comprised of dual-buffers, can activate auto commutation synchronously with position detection or timer
 - Can set a position detection period using the timer function and start auto position detection at the set time
- 7. Electrical angle timer function
 - Can count 360 degrees of electrical angle with a set period in the range of 0 to 383
 - Can output the counted electrical angle to the waveform arithmetic circuit
- 8. Waveform arithmetic circuit
 - Calculate the output duty cycle from the sine wave data and voltage data which are read from the RAM based on the electrical angle timer
 - Output the calculation result to the waveform synthesis circuit

12.1 Outline of Motor Control

The following explains the method for controlling a brushless DC motor with sine wave drive. In a brushless DC motor, the rotor windings to which to apply electric current are determined from the rotor's magnetic pole position, and the current-applied windings are changed as the rotor turns. The rotor's magnetic pole position is determined using a sensor such as a hall IC or by detecting polarity change (zero-cross) points of the induced voltage that develops in the motor windings (sensorless control). For the sensorless case, the induced voltage is detected by applying electric current to two phases and not applying electric current to the remaining other phase. In this two-phase current on case, there are six current application patterns as shown in Table 12-1, which are changed synchronously with the phases of the rotor. In this two-phase current on case, the current on time in each phase is 120 degrees relative to 180 degrees of the induced voltage.

Current	Up	per Transis	stor	Lo	wer Transis	Current on Windia	
Application Pattern	u	v	w	х	× (z	Current on Winding
Mode 0	ON	OFF	OFF	OFF	ON	OFF	U→V
Mode 1	ON	OFF	OFF	OFF	OFF	ON	U→W
Mode 2	OFF	ON	OFF	OFF	H	ON	V→W
Mode 3	OFF	ON	OFF	ON	OFF	OFF	V-U
Mode 4	OFF	OFF	on $<$	ON	OFF	OFF	W→U
Mode 5	OFF	OFF	ON (OFF	ON	OFF	W→V

Note: One of the upper or lower transistors is PWM controlled.

For brushless DC motors, the number of revolutions is controlled by an applied voltage, and the voltage application is controlled by PWM. At this time, the current on windings need to be changed in synchronism with the phases of the voltage induced by revolutions. Control timing in cases where the current on windings are changed by means of sensorless control is illustrated in Figure 12-4. For three-phase motors, zero-crossing occurs six times during one cycle of the induced voltage (electrical angle 360 degrees), so that the electrical angle from one zero-cross point to the next is 60 degrees. Assuming that this period comprises one mode, the rotor position can be divided into six modes by zero-cross points. The six current application patterns shown above correspond one for one to these six modes. The timing at which the current application patterns are changed (commutation) is out of phase by 30 degrees of electrical angle, with respect to the position detection by an induced voltage.

Mode time is obtained by detecting a zero-cross point at some timing and finding an elapsed time from the preceding zero-cross point. Because mode time corresponds to 60 degrees of electrical angle, the following applies for the case illustrated in Figure 12-4.

- 1. Current on windings changeover (commutation) timing 30 degrees of electrical angle = mode time/2
- 2. Position detection start timing 45 degrees of electrical angle = mode time $\times 3/4$
- 3. Failure determination timing 120 degrees of electrical angle = mode time $\times 2$


Timings are calculated in this way. The position detection start timing in 2 is needed to prevent erroneous detection of the induced voltage for reasons that even after current application is turned off, the current continues flowing due to the motor reactance.

Control is exercised by calculating the above timings successively for each of the zero-cross points detected six times during 360 degrees of electrical angle and activating commutation, position detection start, and other operations according to that timing.

In this way, operations can be synchronized to the phases of the induced voltage of the motor.

The timing needed for motor control as in this example can be set freely as desired by using the internal timers of the microcontroller's PMD unit.

Also, sine wave control requires controlling the PWM duty cycle for each pulse. Control of PWM duty cycles is accomplished by counting degrees of electrical angle and calculating the sine wave data and voltage data at the counted degree of electrical angle.








Figure 12-2 Example of Sensorless DC Motor Control Timing Chart

12.2 Configuration of the Motor Control Circuit

The motor control circuit consists of various units. These include a position detection unit to detect the zero-cross points of the induced voltage or position sensor signal, a timer unit to generate events at three instances of electrical angle timing, and a three-phase PWM output unit to produce three-phase output PWM waveforms. Also included are an electrical angle timer unit to count degrees of electrical angle and a waveform arithmetic unit to calculate sinuso-idal waveform output duty cycles. The input/output units are configured as shown in the diagram below. When using ports for the PMD function, set the Port input/output control register (P3CRi) to 0 for the input ports, and for the output ports, set the data output latch (P3i) to 1 and then the port input/output control register to 1. Other input/output ports can be set in the same way for use of the PMD function.




Figure 12-3 Block Diagram of the Motor Control Circuit

Note 1: Always use the LDW instruction to set data in the 9, 12 and 16-bit data registers.

Note 2: The EMG circuit initially is enabled. For PMD output, fix the EMG input port (P36) "H" high level or disable the EMG circuit before using for PMD output.

Note 3: The EMG circuit initially is enabled. When using Port P3 as input/output IO ports, disable EMG.

Note 4: When going to STOP mode, be sure to turn all of the PMD functions off before entering STOP mode.




12.3 Position Detection Unit

The Position Detection Unit identifies the motor's rotor position from input patterns on the position signal input port. Applied to this position signal input port is the voltage status of the motor windings for the case of sensorless DC motors or a Hall element signal for the case of DC motors with sensors included. The expected patterns corresponding to specific rotor positions are set in the PMD Output Register (MDOUT) beforehand, and when the input position signal and the expected value match as the rotation, a position detection interrupt (INTPDC) is generated. Also, unmatch detection mode is used to detect the direction of motor rotation, where when the status of the position detection input port changes from the status in which it was at start of sampling, a position detection interrupt is generated.

For three-phase brushless DC motors, there are six patterns of position signals, one for each mode, as summarized in Table 12-2 from the timing chart in Figure 12-2. Once a predicted position signal pattern is set in the MDOUT register, a position detection interrupt is generated the moment the position signal input port goes to mode indicated by this expected value. The position signals at each phase in the diagram are internal signals which cannot be observed from the outside.

Position Detection Mode	U Phase (PDU)	V Phase (PDV)	W Phase (PDW)	ZN
Mode 0	Н		H C	
Mode 1	н <			
Mode 2	н	Н		
Mode 3	L	Н		
Mode 4		> H/	H	
Mode 5		L)) н	
		\geq		




12.3.1 Configuration of the position detection unit

- The position detection unit is controlled by the Position Detection Control Register (PDCRA, PDCRB). After the position detection function is enabled, the unit starts sampling the position detection port with Timer 2 or in software. For the case of ordinary mode, when the status of the position detection input port matches the expected value of the PMD Output Register, the unit generates a position detection interrupt and finishes sampling, waiting for start of the next sampling.
- When unmatch detection mode is selected for position detection, the unit stores the sampled status of the position detection port in memory at the time it started sampling. When the port input status changes from the status in which it was at start of sampling, an interrupt is generated.
- In unmatch detection mode, the port status at start of sampling can be read (PDCRC<PDTCT>).
- When starting and stopping position detection synchronously with the timer, position detection is started by Timer 2 and position detection is stopped by Timer 3.
- Sampling mode can be selected from three modes available: mode where sampling is performed only while PWM is on, mode where sensors such as Hall elements are sampled regularly, and mode where sampling is performed while the lower side is conducting current (when performing sampling only while PWM is on, DUTY must be set for all three phases in common).
- When sampling mode is selected for detecting position while the lower phases are conducting current, sampling is performed for a period from when the set sampling delay time has elapsed after the lower side started conducting current till when the current application is turned off. Sampling is performed independently at each phase, and the sampling result is retained while sampling is idle. If while sampling at some phase is idle, the input and the expected value at other phase being sampled match, position is detected and an interrupt is generated.

- A sampling delay is provided for use in modes where sampling is made while PWM is on or the lower phases are conducting current. It helps to prevent erroneous detection due to noise that occurs immediately after the transistor turns on, by starting sampling a set time after the PWM signal turned on.
- When detecting position while PWM is on or the lower phases are conducting current, a method can be selected whether to recount occurrences of matched position detection after being compared for each PWM signal on (logical sum of three-phase PWM signals) (e.g., starting from 0 in each PWM cycle) or counting occurrences of matching continuously (PDCRB<SPLMD> is used to enable/disable recounting occurrences of matching while PWM is on).


12.3.2 Position Detection Circuit Register Functions

PDCRC			
5, 4	EMEM	Hold result of position detec- tion at PWM edge (Detect position detected position)	These bits hold the comparison result of position detection at falling or rising edge of PWM pulse. Bits 5 and 4 are set to 1 when position is detected at the falling or the rising edge, respectively. They show whether position is detected in the current PWM pulse, during PWM off, or in the immediately preceding PWM pulse.
3	SMON	Monitor sampling status	When read, this bit shows the sampling status.
2 to 0	PDTCT	Hold position signal input sta- tus	This bit holds the status of the position signal input at the time position detection started in unmatch mode.
PDCRB			
7, 6	SPLCK	Sampling period	Select fc/2 ² , fc/2 ³ , fc/2 ⁴ , or fc/2 ⁵ for the position detection sampling period.
5, 4	SPLMD	Sampling mode	Select one of three modes: sampling only when PWM signal is active (when PWM is on), sampling regularly, or sampling when the lower side (X, Y, Z) phases are conducting current.
3 to 0	PDCMP	Sampling count	In ordinary mode, when the port status and the set expected value match and continu- ously match as many times as the sampling counts set, a position detection signal is out- put and an interrupt is generated. In unmatch detection mode, when the said status and value do not match and continuously unmatch as many times as the sampling counts set, a position detection signal is output and an interrupt is generated.
PDCRA			
7	SWSTP <	Stop sampling in software	Sampling can be stopped in software by setting this bit to 1 (e.g., by writing to this regis- ter). Sampling is performed before stopping and when position detection results match, a posi- tion detection interrupt is generated, with sampling thereby stopped.
6	SWSTT	Start sampling in software	Sampling can be started by setting this bit to 1 (e.g., by writing to this register).
5	SPTM3	Stop sampling using Timer 3	Sampling can be stopped by a trigger from Timer 3 by setting this bit to 1. Sampling is performed before stopping and when position detection results match, a posi- tion detection interrupt is generated, with sampling thereby stopped.
4	STTM2	Start sampling using Timer 2	Sampling can be started by a trigger from Timer 3 by setting this bit to 1.
3	RDNUM	Number of position signal input pins	Select whether to use three pins (PDU/PDV/PDW) or one pin (PDU only) for position sig- nal input. When one pin is selected, the expected values of PDV and PDW are ignored. When performing position detection with two pins or a pin other than PDU, position signal input can be masked as 0 by setting unused pin(s) for output.
2	RCEN	Recount occurrences of matching when PWM is on	When performing sampling while PWM is on, occurrences of matching are recounted each time PWM signal turns on by setting this bit to 1 (when recounting occurrences of matching, the count is reset each time PWM turns off). When this bit is set to 0, occurrences of matching are counted continuously regardless PWM interval.
1	DTMD	Position detection mode	Setting this bit to 0 selects ordinary mode where position is detected when the expected value set in the register and the port input unmatch and then match. Setting this bit to 1 selects unmatch detection mode where position is detected at the time the port status changes to another one from the status in which it was when sampling started.




	7	6	5 4 3	2 1 0	
PDCRC (1FA2H)		-	EMEM SMO		
ſ	5, 4	EMEM	Hold result of position detect at PWM edge (Detect position) detected position)	01: Detected while PWM off	
	3	SMON	Monitor sampling status	0: Sampling idle 1: Sampling in progress	R
	2 to 0	PDTCT	Hold position signal input s tus	ta- Holds the status of the position signal input during unmatch detection mode. Bits 2 to 0 correspond to W, V, and U phases.	
DCRB 1FA1H)	7	6 SPLCK	5 4 3 SPLMD	2 1 0 PDCMP (Initial value: 0000 0000)	
_					
	7, 6	SPLCK	Select sampling input clock	00: fc/2 ² [Hz] (200 ns at 20 MHz) 01: fc/2 ³ (400 ns at 20 MHz) 10: fc/2 ⁴ (800 ns at 20 MHz) 11: fc/2 ⁵ (1.6 μs at 20 MHz)	
	5, 4	SPLMD	Sampling mode	00: Sample when PWM is on 01: Sample regularly 10: Sample when lower phases conducting current 11: Reserved	R/
	3 to 0	PDCMP	Position detection matched counts	1 to 15 times (Counts 0 and 1 are assumed to be one time.)	
Note DCRA 1FA0H)	: When o 7 SWST	6	ng, keep the PDCEN bit i 5 4 3 SPTM3 STTM2 PDN	eset to "0" (disable position detection function).	
Г					
	7	SWSTP	Stop sampling in software	0: No operation 1: Stop sampling	v
	6 <	SWSTT	Start sampling in software	0: No operation 1: Start sampling	
	5	SPTM3	Stop sampling using Timer	3 0: Disable 1: Enable	
$\langle \rangle$	4	STTM2	Start sampling using Timer	2 0: Disable 1: Enable	
$\overline{\langle}$	3	PDNUM	Number of position signal in pins	nput 0: Compare three pins (PDU/PDV/PDW) 1: Compare one pin (PDU) only	R/
	2	RCEN	Recount occurrences of maing when PWM is on	atch- 0: Continue counting from previously PWM on 1: Recount each time PWM turns on	1.7
	1	DTMD	Position detection mode	0: Ordinary mode 1: Unmatch detection mode	
- F	0	PDCEN	Enable/Disable position de	tec- 0: Disable	

Note: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the PDCRA because it contains a write only bit.



12.4 Timer Unit



The timer unit has an up counter (mode timer) which is cleared by a position detection interrupt (INTPDC). Using this counter, it can generate three types of timer interrupts (INTTMR1 to 3). These timer interrupts may be used to produce a commutation trigger, position detection start trigger, etc. Also, the mode timer has a capture function which automatically captures register data in synchronism with position detection or overload protection. This capture function allows motor revolutions to be calculated by measuring position detection intervals.

12.4.1 Configuration of the Timer Unit

The timer unit consists mainly of a mode timer, three timer comparator, and mode capture register, and is controlled by timer control registers and timer compare registers.

- The mode timer can be reset by a signal from the position detection circuit, Timer 3, or overload protective circuit. If the mode timer overflows without being reset, it stops at FFFFH and sets an overflow flag in the control register.
- The value of the mode timer during counting can be read by capturing the count in software and reading the capture register.
- Timer 1 and Timers 2 and 3 generate an interrupt signal by magnitude comparison and matching comparison, respectively. Therefore, Timer 1 can generate an interrupt signal even when it could not write to the compare register in time and the counter value at the time of writing happens to exceed the register's set value.
- When any one of Timers 1 to 3 interrupts occurs, the next interrupts can be enabled by writing a new value to the respective compare registers (CMP1, CMP2, CMP3).
- When capturing by position detection is enabled, the capture register has the timer value captured in it each time position is detected. In this way, the capture register always holds the latest value.

Page 110

12.4.1.1 Timer Circuit Register Functions


7 DBOUT Debug output delays are possible. See the debug output diagram (Figure 12-8). Output ports: P67 for PMD1. 5 TMOF Mode timer overflow This bit shows that the timer has overflowed. 3 CLCP Capture mode timer by overload protection When this bit is set to 1, the timer value can be captured using the overload protection signal (CL) as a trigger. 2 SWCP Capture mode timer by position detection When this bit is set to 1, the timer value can be captured in software (e.g., by writing to this register). 1 PDCCP Capture mode timer by position detection When this bit is set to 1, the timer value can be captured using the position detection sinal as a trigger. TCRA TARA Reset mode timer from Timer 3. When this bit is set to 1, the mode timer is reset by a trigger from Timer 3.	MTCRB										
3 CLCP Capture mode timer by over laad protection signal (CL) as a trigger. 2 SWCP Capture mode timer in soft- ware When this bit is set to 1, the timer value can be captured in software (e.g., by writing to this register). 1 PDCCP Capture mode timer by position detection When this bit is set to 1, the timer value can be captured using the position detection sitis for the timer value can be captured using the position detection sit and as a trigger. TCRA Capture mode timer by position detection Select the timer report. 4 RBTM3 Reset mode timer from Timer 3 3 RBCL Reset mode timer in software timer is position detection 2 SWRES Reset mode timer in software to 3 2 SWRES Reset mode timer in software to 4, then mode timer is reset by the overload protection signal (CL) a trigger. 2 SWRES Reset mode timer by position detection When this bit is set to 1, the mode timer is reset in software (e.g., by writing to this register) detection signal as a trigger. 1 RBPDC Reset mode timer by position detection in software to 3 When this bit is set to 1, the mode timer is reset in software (e.g., by writing to this register) detection signal as a trigger. 1 RBPDC Reset mode timer by position detection When this bit is set to 1, the mode timer is reset by the positio	7	DBOUT	Debug output	interrupt control circuit are used for each interrupt, hardware debugging without software delays are possible. See the debug output diagram (Figure 12-8). Output ports: P67 for							
3 CLCP bad protection signal (CL) as a trigger. 2 SWCP Capture mode timer in software (e.g., by writing to this register). 1 PDCCP Capture mode timer by posi- tion detection When this bit is set to 1, the timer value can be captured using the position detection si nal as a trigger. 7.6, 5 TMCK Select clock Select the timer position 4 RBTM3 Reset mode timer from Timer 3 When this bit is set to 1, the mode timer is reset by the overload protection signal (CL) a a trigger. 2 SWRES Reset mode timer is notware (e.g., by writing to this regist tod) When this bit is set to 1, the mode timer is reset by the overload protection signal (CL) a a trigger. 2 SWRES Reset mode timer is notware detection When this bit is set to 1, the mode timer is reset by the position detection signal as a tri ger. 1 RBPDC Reset mode timer is notware detection When this bit is set to 1, the mode timer is reset by the position detection signal as a tri ger. 0 TMEN Enable/disable mode timer 1 The mode timer is overting before setting this bit to 1. Therefore, Timers 1 to 3 must be set wi CMPa 0 TMEN Enable/disable mode timer 1 (commutation) Timer 1 (commutation) 0 Timer 1 (commutation) Timer 1 (overtiow) Time	5	TMOF	Mode timer overflow	This bit shows that the timer has overflowed.							
2 SWCP ware (e.g., by writing to this register) 1 PDCCP Capture mode timer by position detection When this bit is set to 1, the timer value can be captured using the position detection sinal as a trigger. TCRA 7.6.5 TMCK Select clock Select the timer clock. 4 RBTM3 Reset mode timer from Timer 3, 3 Reset mode timer by over-load protection When this bit is set to 1, the mode timer is reset by 5 trigger from Timer 3. 3 RBCL Reset mode timer by over-load protection When this bit is set to 1, the mode timer is reset by the overload protection signal (CL) a a trigger. 2 SWRES Reset mode timer by position When this bit is set to 1, the mode timer is reset in software (e.g., by writing to this register) 1 RBPDC Reset mode timer by position When this bit is set to 1, the mode timer is reset in software (e.g., by writing to this register) 0 TMEN Enable/disable mode timer When this bit is set to 1, the mode timer is reset to 0 after setting SMC/DMP. CMP settings become interfore. MCAP Mode capture Position detection interval can be read out. CMP1 Timer 1 (commutation) Timer 1 (o 3 are enabled while the mode timer is reset. The interrupt is disable when a material or the timer is reset. To use the timer again, set the register back again even if data	3	CLCP									
1 PDCCP ton detection nal as a trigger. TCRA TMCK Select clock Select the timer clock: 4 RBTM3 Reset mode timer from Timer 3 When this bit is set to 1, the mode timer is reset by the overload protection signal (CL) at a trigger. 2 SWRES Reset mode timer in software When this bit is set to 1, the mode timer is reset in software (e.g., by writing to this registed) 1 RBPDC Reset mode timer by position of detection When this bit is set to 1, the mode timer is reset in software (e.g., by writing to this registed) 1 RBPDC Reset mode timer by position of detection When this bit is set to 1, the mode timer is reset in software (e.g., by writing to this registed) 0 TMEN Enable/disable mode timer Position detection interval can be read out. MCAP Mode capture Position detection interval can be read out. CMP1 Timer 1 (commutation) Timers 1 to 3 are enabled while the mode timer is operating. An interrupt can be generated or the timer is reset. To use the timer again, set the register back again even if data is same. Timer 2 interrupt (constition detection start) Timer 3 interrupt or position detection start) Timer 3 interrupt or position detection the same. Timer 3 interrupt constitution Timer 3 interrupt or position detection start) <td< td=""><td>2</td><td>SWCP</td><td>•</td><td></td></td<>	2	SWCP	•								
7. 6. 5 TMCK Select clock Select the timer clock: 4 RBTM3 Reset mode timer from Timer 3 When this bit is set to 1, the mode timer is reset by a trigger from Timer 3. 3 RBCL Reset mode timer by overload protection When this bit is set to 1, the mode timer is reset by the overload protection signal (CL) a trigger. 2 SWRES Reset mode timer is nottware When this bit is set to 1, the mode timer is reset in software (e.g., by writing to this registed) 1 RBPDC Reset mode timer by position detection When this bit is set to 1, the mode timer is reset in software (e.g., by writing to this registed) 0 TMEN Enable/disable mode timer The mode timer is trated by setting this bit to 1. Therefore, Timers 1 to 3 must be set with CMP before setting this bit. If this bit is set to 0 after setting CMP, CMP settings become lineffective. MCAP Mode capture Position detection interval can be read out. CMP1 Timer 1 (commutation) Timers 1 to 3 are enabled while the mode timer is operating. An interrupt can be generated once by setting the corresponding bit in this register. The interrupt is disable when a interrupt is generated or the timer is reset. To use the timer again, set the register back again even if data is same. Timer 1 interrupt (commutation) Timer 3 interrupt or position detection start) Timer 3 interrupt or position detection start) Timer	1	PDCCP		When this bit is set to 1, the timer value can be captured using the position detection signal as a trigger.							
4 RBTM3 Reset mode timer from Timer 3 When this bit is set to 1, the mode timer is reset by a trigger from Timer 3. 3 RBCL Reset mode timer by over- load protection When this bit is set to 1, the mode timer is reset by the overload protection signal (CL) a a trigger. 2 SWRES Reset mode timer in software When this bit is set to 1, the mode timer is reset in software (e.g., by writing to this regist let) 1 RBPDC Reset mode timer by position detection When this bit is set to 1, the mode timer is reset by the position detection signal as a tri ger. 0 TMEN Enable/disable mode timer Pre mode timer is started by setting this bit to 1. Therefore, Timers 1 to 3 must be set with CMP before setting this bit. If this bit is set to 0 after setting CMP, CMP settings become ineffective. MCAP Mode capture Position detection interval can be read out. CMP1 Timer 1 (commutation) Timer 2 (position detection start) Timers 1 to 3 are enabled while the mode timer is operating. An interrupt can be gener- ated once by setting the corresponding bit in this register. The interrupt is disable when a interrupt is generated or the timer is reset. To use the timer again, set the register back again even if data is same. Timer 1 interrupt (position detection start) Timer 3 interrupt or position detection interrupt Immer 3 interrupt or position	MTCRA										
4 RBTM3 3 When this bit is set to 1, the mode timer is reset by a trigger from Timer 3. 3 RBCL Reset mode timer by over- load protection When this bit is set to 1, the mode timer is reset by the overload protection signal (CL) a a trigger. 2 SWRES Reset mode timer in software When this bit is set to 1, the mode timer is reset by the position detection signal as a tri ger. 1 RBPDC Reset mode timer by position detection When this bit is set to 1, the mode timer is reset by the position detection signal as a tri ger. 0 TMEN Enable/disable mode timer Position detection interval can be read out. MCAP Mode capture Position detection interval can be read out. MCAP Mode capture Position detection interval can be read out. CMP1 Timer 1 (commutation) Timer 2 (position detection start) Timers 1 to 3 are enabled while the mode timer is operating. An interrupt can be gener- ated once by setting the corresponding bit in this register. The interrupt is disable when a interrupt is generated or the timer is reset. To use the timer again, set the register back again even if data is same. Timer 1 interrupt (position detection start) Timer 2 interrupt or position detection is tart) Timer 3 interrupt or position Timer 2 interrupt Timer 3 interrupt or position Timer 3 interrupt or position Timer 3 interrupt or position<	7, 6, 5	TMCK	Select clock	Select the timer clock.							
3 RBUL load protection a triggef: 2 SWRES Reset mode timer in software When this bit is set to 1, the mode timer is reset in software (e.g., by writing to this registed) 1 RBPDC Reset mode timer by position detection When this bit is set to 1, the mode timer is reset by the position detection signal as a tri ger. 0 TMEN Enable/disable mode timer When this bit is set to 1, the mode timer is reset by the position detection signal as a tri ger. 0 TMEN Enable/disable mode timer Phe mode timer is started by setting this bit to 1. Therefore, Timers 1 to 3 must be set with CMP before setting this bit. If this bit is set to 0 after setting CMP, CMP settings become ineffective. MCAP Mode capture Position detection interval can be read out. CMP1 Timer 1 (commutation) Timers 1 to 3 are enabled while the mode timer is operating. An interrupt can be generated one by setting the corresponding bit in this register. The interrupt is disable when a interrupt is generated or the timer is reset. To use the timer again, set the register back again even if data is same. Timer 1 interrupt (position detection start) Timer 2 interrupt (position detection start) Timer 2 interrupt or position detection start) Timer 3 interrupt or position detection start) Timer 3 interrupt or position Timer 4 interrupt or position	4	RBTM3		When this bit is set to 1, the mode timer is reset by a trigger from Timer 3.							
2 SWRES Reset mode timer in sottware ter; 1 RBPDC Reset mode timer by position detection 1 RBPDC Reset mode timer by position detection 0 TMEN Enable/disable mode timer MCAP Mode capture Position detection interval can be read out. MCAP Mode capture Position detection interval can be read out. CMP1 Timer 1 (commutation) Timers 1 to 3 are enabled while the mode timer is operating. An interrupt can be generated or the timer is reset. To use the timer again, set the register back again even if data is same. CMP3 Timer 1 (interrupt (commutation)) Timer 1 (data is same. Timer 1 interrupt (position detection start) Timer 3 interrupt or position detection start) Timer 1 interrupt (commutation) Timer 1 data is same.	3	RBCI		When this bit is set to 1, the mode timer is reset by the overload protection signal (CL) a a trigger.							
1 RBPUC detection ger. 0 TMEN Enable/disable mode timer The mode timer is started by setting this bit to 1. Therefore, Timers 1 to 3 must be set with CMP before setting this bit. If this bit is set to 0 after setting CMP, CMP settings become ineffective. MCAP Mode capture Position detection interval can be read out. CMP1 Timer 1 (commutation) Timers 1 to 3 are enabled while the mode timer is operating. An interrupt can be generated once by setting the corresponding bit in this register. The interrupt is disable when a interrupt is generated or the timer is reset. To use the timer again, set the register back again even if data is same. Timer 1 interrupt (commutation) Timer 1 interrupt (commutation) Timer 1 interrupt (commutation) Timer 3 (overflow) Timer 3 interrupt (commutation) Timer 3 interrupt or position detection start) Timer 1 interrupt (commutation) Timer 3 interrupt or position detection start) Timer 3 interrupt (commutation) Timer 3 interrupt or position	2	SWRES Reset mode timer in software									
0 TMEN Enable/disable mode timer CMP before setting this bit. If this bit is set to 0 after setting CMP, CMP settings becomineffective. MCAP Mode capture Position detection interval can be read out. CMP1 Timer 1 (commutation) Timers 1 to 3 are enabled while the mode timer is operating. An interrupt can be generated once by setting the corresponding bit in this register. The interrupt is disable when a interrupt is generated or the timer is reset. To use the timer again, set the register back again even if data is same. CMP3 Timer 1 interrupt (commutation) Timer 2 interrupt (position detection start) Timer 2 interrupt (commutation) Timer 3 interrupt or position detection start) Timer 3 interrupt or position detection start) Timer 3 interrupt or position detection start)	1	1 RBPDC									
CMP1 Timer 1 (commutation) Timers 1 to 3 are enabled while the mode timer is operating. An interrupt can be generated once by setting the corresponding bit in this register. The interrupt is disable when a interrupt is generated or the timer is reset. To use the timer again, set the register back again even if data is same. CMP3 Timer 1 interrupt (commutation) Timer 1 interrupt (commutation) Timer 2 interrupt (commutation) Timer 2 interrupt (commutation) Timer 3 interrupt or position detection start) Timer 3 interrupt or position Timer 3 interrupt or position Timer 4 interrupt or position	0	TMEN	Enable/disable mode timer	CMP before setting this bit. If this bit is set to 0 after setting CMP, CMP settings become							
CMP1 Timer 1 (commutation) Timers 1 to 3 are enabled while the mode timer is operating. An interrupt can be generated once by setting the corresponding bit in this register. The interrupt is disable when a interrupt is generated or the timer is reset. To use the timer again, set the register back again even if data is same. CMP3 Timer 1 interrupt (commutation) Timer 1 interrupt (commutation) Timer 2 interrupt (commutation) Timer 2 interrupt (commutation) Timer 3 interrupt or position detection start) Timer 3 interrupt or position Timer 3 interrupt or position Timer 4 interrupt or position											
CMP2 Timer 2 (position detection start) ated once by setting the corresponding bit in this register. The interrupt is disable when a interrupt is generated or the timer is reset. To use the timer again, set the register back again even if data is same. CMP3 Timer 3 (overflow) Timer 1 interrupt (commutation) Timer 2 interrupt (position detection start) Timer 3 interrupt or position detection interrupt Timer 3 interrupt or position Timer 7 position	MCA	P Mode	capture	Position detection interval can be read out.							
CMP2 Timer 2 (position detection start) ated once by setting the corresponding bit in this register. The interrupt is disable when a interrupt is generated or the timer is reset. To use the timer again, set the register back again even if data is same. CMP3 Timer 3 (overflow) Timer 1 interrupt (commutation) Timer 2 interrupt (position detection start) Timer 3 interrupt or position detection interrupt Timer 3 interrupt or position Timer 7 position											
CMP2 Timer 2 (position detection start) interrupt is generated or the timer is reset. To use the timer again, set the register back again even if data is same. CMP3 Timer 3 (overflow) again even if data is same.											
Timer 1 interrupt (commutation) Timer 2 interrupt (position detection start) Timer 3 interrupt or position detection interrupt			2 (position detection start)								
(commutation) Timer 2 interrupt (position detection start) Timer 3 interrupt or position detection interrupt	CMP	3 Timer	3 (overflow)	again even if data is same.							
Debug output (P67, P77)			imer 2 interrupt position detection start) imer 3 interrupt or position – etection interrupt								
		C	ebug output (P67, P77)								
			-								



7 DBOUT Debug output 0. Disable 1. Enable (P67 for PMD1, P77 for PMD2) F 5 TMOF Mode timer overflow 1. Overflow 1. Overflow 3 CLCP Capture mode timer by over- 0. Disable F 2 SWCP Capture mode timer by over- 0. Disable F 1 PDCCP Capture mode timer by position 0. Disable F 1 PDCCP Capture mode timer by position 0. Disable F Note: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTORB because it conta Virite-only bit. 000-fo/2 ² (400 ns at 20 MH2) 000-fo/2 ² (400 ns at 20 MH2) 10: tot2 ² (16 (6 at 20 MH2) 10: tot2 ² (16 (6 at 20 MH2) F 10: tot2 ² (16 (6 at 20 MH2) 10: tot2 ² (16 (6 at 20 MH2) F 10: tot2 ² (16 (6 at 20 MH2) 10: tot2 ² (16 (6 at 20 MH2) F 11: Reserved 11: Reserved F F 2 SWRES Reserved F F 3 Rectimed timer in software 1: tot2 ² (16 (6 at 20 MH2) F 11: Reserved 11: toto2 ² (16 (6 at 20 MH2) </th <th>7 DBOUT Debug output 0. Disable 1 TMOF Mode timer overflow 1. Overflowed 3 CLCP Capture mode timer to yoer- 0. Disable 2 SWCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 TMCK RBTM3 RBCL SWRES RBPDC TMEN 10 tr27 (60 ns at 20 MHz) (nitild yold: 6000 0000) 001 fc27 (62 Jis 31 20 MHz) 101 fc27 (62 Jis 31 20 MHz) 10 tr27 (62 Jis 31 20 MHz) 101 fc27 (62 Jis 31 20 MHz) 101 fc27 (62 Jis 31 20 MHz) 101 fc27 (62 Jis 31 20</th> <th>TCRB</th> <th>7</th> <th></th> <th>6</th> <th></th> <th>5</th> <th>4</th> <th></th> <th>3</th> <th></th> <th>2</th> <th></th> <th>1</th> <th>0</th> <th>)</th> <th></th> <th></th> <th></th> <th></th>	7 DBOUT Debug output 0. Disable 1 TMOF Mode timer overflow 1. Overflowed 3 CLCP Capture mode timer to yoer- 0. Disable 2 SWCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 PDCCP Capture mode timer to yoer- 0. Disable 1 TMCK RBTM3 RBCL SWRES RBPDC TMEN 10 tr27 (60 ns at 20 MHz) (nitild yold: 6000 0000) 001 fc27 (62 Jis 31 20 MHz) 101 fc27 (62 Jis 31 20 MHz) 10 tr27 (62 Jis 31 20 MHz) 101 fc27 (62 Jis 31 20 MHz) 101 fc27 (62 Jis 31 20 MHz) 101 fc27 (62 Jis 31 20	TCRB	7		6		5	4		3		2		1	0)				
7 DBCUT Debug output 1: Enable (PE7 for PMD1; P77 for PMD2) 1 5 TMOF Mode timer overflow 0: No overflow 1: Overflowed 1 3 CLCP Capture mode timer by overflow 0: Desable 1 1 2 SWCP Capture mode timer in software 0: No overflow 1 1 1 PDCcP Capture mode timer by position 0: Desable 1 1 PDCcP Capture mode timer by position 0: Reparation 1 1 PDCcP Capture mode timer by position 0: Desable 1 1 PDCcP Capture mode timer by position 0: Desable 1 0 1 PDCcP Capture mode timer by position 0: Desable 1 1: Capture 0: Doc h022 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (0	7 DBBUT Debug output 1: Enable (PE7 for PMD1, P77 for PMD2) 5 TMOF Mode timer overflow 0: No overflow 1: On overflow 3 CLCP Capture mode timer by over- lace protection 0: Disable 1: Disable 1 PDCCP Capture mode timer by over- lace protection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1: Enable 0: Disable 1: Enable 0: Disable 1: Enable 1: Dr CK RETM3 RECL SWRES REPOR TMEN 7, 6, 5 TMCK Select clock 0: Disable 1: Disable 1: Disable 1: Dr CK <th>1FA5H)</th> <th>DBOU</th> <th>JT</th> <th>-</th> <th>TN</th> <th>10F</th> <th>-</th> <th>(</th> <th>CLCP</th> <th>S</th> <th>WCP</th> <th>PD</th> <th>ССР</th> <th>_</th> <th></th> <th>(Initial</th> <th>value</th> <th>: 0*0*0 000*)</th> <th></th>	1FA5H)	DBOU	JT	-	TN	10F	-	(CLCP	S	WCP	PD	ССР	_		(Initial	value	: 0*0*0 000*)	
7 DBCUT Debug output 1: Enable (PE7 for PMD1; P77 for PMD2) 1 5 TMOF Mode timer overflow 0: No overflow 1: Overflowed 1 3 CLCP Capture mode timer by overflow 0: Desable 1 1 2 SWCP Capture mode timer in software 0: No overflow 1 1 1 PDCcP Capture mode timer by position 0: Desable 1 1 PDCcP Capture mode timer by position 0: Reparation 1 1 PDCcP Capture mode timer by position 0: Desable 1 1 PDCcP Capture mode timer by position 0: Desable 1 0 1 PDCcP Capture mode timer by position 0: Desable 1 1: Capture 0: Doc h022 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (0	7 DBBUT Debug output 1: Enable (PE7 for PMD1, P77 for PMD2) 5 TMOF Mode timer overflow 0: No overflow 1: On overflow 3 CLCP Capture mode timer by over- lace protection 0: Disable 1: Disable 1 PDCCP Capture mode timer by over- lace protection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1: Enable 0: Disable 1: Enable 0: Disable 1: Enable 1: Dr CK RETM3 RECL SWRES REPOR TMEN 7, 6, 5 TMCK Select clock 0: Disable 1: Disable 1: Disable 1: Dr CK <td></td>																			
7 DBCUT Debug output 1: Enable (PE7 for PMD1; P77 for PMD2) 1 5 TMOF Mode timer overflow 0: No overflow 1: Overflowed 1 3 CLCP Capture mode timer by overflow 0: Desable 1 1 2 SWCP Capture mode timer in software 0: No overflow 1 1 1 PDCcP Capture mode timer by position 0: Desable 1 1 PDCcP Capture mode timer by position 0: Reparation 1 1 PDCcP Capture mode timer by position 0: Desable 1 1 PDCcP Capture mode timer by position 0: Desable 1 0 1 PDCcP Capture mode timer by position 0: Desable 1 1: Capture 0: Doc h022 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (02 (00 ns at 20 MH2) 1: Doc h02 (0	7 DBBUT Debug output 1: Enable (PE7 for PMD1, P77 for PMD2) 5 TMOF Mode timer overflow 0: No overflow 1: On overflow 3 CLCP Capture mode timer by over- lace protection 0: Disable 1: Disable 1 PDCCP Capture mode timer by over- lace protection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1 PDCCP Capture mode timer by over- detection 0: Disable 1: Enable 1: Enable 0: Disable 1: Enable 0: Disable 1: Enable 1: Dr CK RETM3 RECL SWRES REPOR TMEN 7, 6, 5 TMCK Select clock 0: Disable 1: Disable 1: Disable 1: Dr CK <td>г</td> <td></td> <td>1</td> <td></td> <td>~</td> <td></td> <td></td> <td>1</td>	г		1													~			1
5 TMOF Mode timer overflow D: No overflow 3 CLCP Capture mode timer toy over D:Bable F 2 SWCP Capture mode timer toy over D:Bable F 1 PDCCP Capture mode timer toy postion D: Desable F 1 PDCCP Capture mode timer toy postion D: Desable F 1 PDCCP Capture mode timer toy postion D: Desable F 1 PDCCP Capture mode timer toy postion D: Desable F 1 PDCCP Capture mode timer toy postion D: Desable F 1 PDCCP Capture mode timer toy postion D: Desable F 1 PDCCP Capture mode timer toy postion D: Desable F 7 6 5 4 3 2 0 10: Dr22 (400 ns at 20 MHz) Di0: Cr22 (400 ns at 20 MHz) Di0: Cr22 (400 ns at 20 MHz) DII: Cr29 (52 µ an 20 MHz) 01: Dr22 (52 µ an 20 MHz) DII: Cr29 (52 µ an 20 MHz) DII: Cr29 (52 µ an 20 MHz) DII: Cr29 (52 µ an 20	5 TMOF Mode timer overflow 0: No overflow 3 CLCP Capture mode timer by over- liad protection 0: Desable 2 SWCP Capture mode timer by over- liad protection 0: Desable 1 PDCCP Capture mode timer by over- liad protection 0: No overflow 1 PDCCP Capture mode timer by over- detection 0: No overflow 1 PDCCP Capture mode timer by over- detection 0: Desable 1 PDCCP Capture mode timer by over- detection 0: Desable 1 PDCCP Capture mode timer by over- detection 0: Desable 1 PDCCP Capture mode timer by over- detection 0: Desable 1 TMCK RBTM3 RBCL SVRES 7 6 5 4 3 2 0 10: Inc2/2 (12) is at 20 MHz) 10: Inc2/2 (12) is at 20 MHz) 10: Inc2/2 (12) is at 20 MHz) 10: Inc2/2 (12) is at 20 MHz) 10: Inc2/2 (12) is at 20 MHz) 10: Inc2/2 (12) is at 20		7	DBC	UT	De	bug ou	Itput						7 for P	MD1. I	P77 for	r PMD	2)>		R
S INOP Mode timer overflow 1: Overflowed 3 CLCP Capture mode timer by over- load protection 1: Deable 1: Deable 2 SWCP Capture mode timer by position 0: Deable 1: PDCCP Capture mode timer by position 0: Deable 1 PDCCP Capture mode timer by position 0: Deable 1: Enable r Note: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRB because it contain write-only bit. 0: Deable 1: Dool (p2 ³ (400 n s at 20 MHz) (10: to 2 ⁴ (600 n g at 20 MHz) (10: to 2 ⁴	S TMOP Mode time role time by over- load protection 1: Overflowed 3 CLCP Capture mode timer by over- load protection Disable - 2 SWCP Capture mode timer by over- load protection No operation - 1 PDCCP Capture mode timer by position 0: Disable - 1 PDCCP Capture mode timer by position 0: Disable - 1 PDCCP Capture mode timer by position 0: Disable - 1 PDCCP Capture mode timer by position 0: Disable - 2 SWCP Capture mode timer by position 0: Disable - 1 PDCCP Capture mode timer by overhol 0: Disable - 1 Enable - 0 0: Timer by overhol 0: Disable 1 TMCK RBTM3 Reset mode timer by overhol 0: Disable - 10: Tracesched 11: Transpected 0: Disable - - 11: Reserved 10: Tracesched 11: Transpected - <	ŀ			_						-				, .		((_		
3 CLCP load protection 1: Enable r 2 SWCP Capture mode timer in software 0: No operation 1: Enable r 1 PDCCP Capture mode timer by position 0: Disable r r 1 PDCCP Capture mode timer by position 0: Disable r r Note: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRB because it conta r FA4H) TMCK RBTM3 RBCL StylikeS RBPDC TMEN (minarvalue; b000 0000) 7 6 5 4 3 2 1 0 FA4H) TMCK RBTM3 RBCL StylikeS RBPDC TMEN (minarvalue; b000 0000) 4 RBTM3 Reset mode timer from Timer 3 0: Discord 000: fc22 (400 ns at 20 MHz) 001: fc22 (64 as at 20 MHz) 011: fca2 (20 MHz) 011: fca2 (3 CLCP load protection 1: Enable 2 SWCP Capture mode timer in software 0: No operation 1 PDCCP Capture mode timer by position 0: Desable 1 PDCCP Capture mode timer by position 0: Desable 1 PDCCP Capture mode timer by position 0: Desable 1 PDCCP Capture mode timer by position 0: Desable 1 PDCCP Capture mode timer by position 0: Desable 1 PDCCP Capture mode timer by position 0: Desable 1 PDCCP Capture mode timer by position 0: Desable 2 VMCK RBTM3 RBCL SWRES RBPDC 7 6 5 4 3 2 1 0 10: for24 (80) ris at 20 MHz) 100: for24 (80) ris at 20 MHz) 100: for24 (80) ris at 20 MHz) 100: for24 (80) ris at 20 MHz) 10: for26 (160) ris at 20 MHz) 100: for24 (80) ris at 20 MHz) 100: for26 (160) ris at 20 MHz) 101: for26 (160) ris at 20 MHz) 10: for26 (160) ris at 20 MHz) 10: for26 (160) ris at 20 MHz) 10: for26 (160) ris at 20 MHz) 101: for26 (160) ris at 20 M		5	тмс	F	M	ode tim	er overfl	low									\bigcirc	\mathcal{Y}	F
Image protection 1: Enable 2 SWCP Capture mode timer is activate 0: Doparation 1: Capture 1 PDCCP Capture mode timer by position 0: Disable F 1 PDCCP Capture mode timer by position 0: Disable F 1 PDCCP Capture mode timer by position 0: Disable F 1 PDCCP Capture mode timer by position 0: Disable F 1 PDCCP Capture mode timer by position 0: Disable F 1 PDCCP Subtract RECL SWRES RBPDC TMEN 1 TMCK RBTM3 RESCL SWRES RBPDC TMEN (ninital value: 0000 0000) 1 RBTM3 Reself mode timer from Timer 3 Discle 2 (2 (2 a) a) a) 20 Hz) F F F 2 SWRES Reself mode timer by position 0: Disable F F F F F F F F F F F F F F F <td>Ioad protection 1: Enable 2 SWCP Capture mode timer in software 0: No operation 1 PDCCP Capture mode timer by position 0: Disable 1 PDCCP Capture mode timer by position 0: Disable 1 PDCCP Capture mode timer by position 0: Disable 1 PDCCP Capture mode timer by position 0: Disable 1 PDCCP detection 1: Enable otes: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRB because it contain write-only bit. VA 7 6 5 4 3 2 1 0 1 TMCK RBTM3 RBCL SWRES RBPDC TMEN (nitial value: 0000 0000) 1 Reset mode timer from Timer 3 0: Disable 10: Reserved 10: Disable 1: Enable 10:</td> <td>Γ</td> <td>3</td> <td>CLC</td> <td>Р</td> <td></td> <td>-</td> <td></td> <td>ner by</td> <td>over-</td> <td></td> <td></td> <td></td> <td></td> <td>~</td> <td>(</td> <td>(7)</td> <td>$^{\prime}$</td> <td></td> <td>R</td>	Ioad protection 1: Enable 2 SWCP Capture mode timer in software 0: No operation 1 PDCCP Capture mode timer by position 0: Disable 1 PDCCP Capture mode timer by position 0: Disable 1 PDCCP Capture mode timer by position 0: Disable 1 PDCCP Capture mode timer by position 0: Disable 1 PDCCP detection 1: Enable otes: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRB because it contain write-only bit. VA 7 6 5 4 3 2 1 0 1 TMCK RBTM3 RBCL SWRES RBPDC TMEN (nitial value: 0000 0000) 1 Reset mode timer from Timer 3 0: Disable 10: Reserved 10: Disable 1: Enable 10:	Γ	3	CLC	Р		-		ner by	over-					~	((7)	$^{\prime}$		R
2 SVCP Capture mode timer in software detection 1: Capture 1: Enable 1 Note: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRB. because it conta write-only bit. 7 6 5 4 3 2 1 0 ICRA 7 6 5 4 3 2 1 0 ICRA 7 6 5 4 3 2 1 0 ICRA 7 6 5 4 3 2 1 0 ICRA 7 6 5 4 3 2 1 0 ICRA 7 6 5 4 3 2 100 100 102 100	2 SNCP Capture mode timer in software 1: Capture 1 PDCCP Capture mode timer by position 0: Disable 1: PDCCP Capture mode timer by position 0: Disable 1: Ended Capture mode timer by position 0: Disable 1: Ended Capture mode timer by position 0: Disable 1: F 5 4 3 2 0 1: TMCK RBTM3 RBCL SWRES RBPDC TMEN 1: TMCK RBTM3 RBCL SWRES RBPDC TMEN 1: Craptic rext (800 ns er 20 MHz) 10: rcx2 (64 as at 20 MHz) 10: rcx2 (64 as at 20 MHz) 10: rcx2 (64 as at 20 MHz) 1: Trade 11: rcaptic	ŀ				loa	d prote	ection			_					\geq	<u> </u>	\mathcal{Y}		
1 PDCCP Capture mode timer by position detection 0. Disable 1. Enable Note: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRB because it conta write-only bit. TCRA FA4H) 7 6 5 4 3 2 1 0 TCRA FA4H) 7 6 5 4 3 2 1 0 TCRA FA4H) 7 6 5 4 3 2 1 0 TCRA FA4H) 7 6 5 4 3 2 1 0 TCRA FA4H) 7 6 5 4 3 2 1 0 TCRA FA4H) 7 6 5 4 3 2 0	1 PDCCP Capture mode timer by position 0: Disable 1: PDCCP Capture mode timer by position 0: Disable 1: Enable 1: Enable		2	SWC	P	Ca	pture r	node tim	ner in s	softwar	е			n	($\overline{\ }$			١
Image: Note: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRB because it contains write-only bit. TCRA 7 6 5 4 3 2 1 0 TCRA 7 6 5 4 3 2 1 0 TCRA 7 6 5 4 3 2 1 0 TCRA 7 6 5 4 3 2 1 0 TCRA 7 6 5 4 3 2 10 0 <td>detection 1: Enable ote: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRB because it contain write-only bit. AA 7 6 5 4 3 2 1 0 AA 7 6 5 4 3 2 1 0 AH TMCK RBTM3 RBCL SWJES RBPDC TMEN (ninal value: 0000 0000) 7 6 5 4 3 2 10 (ninal value: 0000 0000) 7 6.5 TMCK RBTM3 RBCL SWJES RBPDC TMEN 100: fc/2² (400 rs at 20 MHz) 100: fc/2² (40 rs at 20 MHz) 101: fc/2² (40 rs at 20 MHz) 101: fc/2² (40 rs at 20 MHz) 101: fc/2² (40 rs at 20 MHz) <t< td=""><td>F</td><td>1</td><td>DDC</td><td>CD</td><td>Ca</td><td>pture n</td><td>node tim</td><td>ner by p</td><td>positior</td><td>n 0:</td><td>: Disab</td><td>le</td><td></td><td>_/</td><td>$\overline{\langle}$</td><td>))</td><td></td><td></td><td>ь</td></t<></td>	detection 1: Enable ote: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRB because it contain write-only bit. AA 7 6 5 4 3 2 1 0 AA 7 6 5 4 3 2 1 0 AH TMCK RBTM3 RBCL SWJES RBPDC TMEN (ninal value: 0000 0000) 7 6 5 4 3 2 10 (ninal value: 0000 0000) 7 6.5 TMCK RBTM3 RBCL SWJES RBPDC TMEN 100: fc/2 ² (400 rs at 20 MHz) 100: fc/2 ² (40 rs at 20 MHz) 101: fc/2 ² (40 rs at 20 MHz) 101: fc/2 ² (40 rs at 20 MHz) 101: fc/2 ² (40 rs at 20 MHz) <t< td=""><td>F</td><td>1</td><td>DDC</td><td>CD</td><td>Ca</td><td>pture n</td><td>node tim</td><td>ner by p</td><td>positior</td><td>n 0:</td><td>: Disab</td><td>le</td><td></td><td>_/</td><td>$\overline{\langle}$</td><td>))</td><td></td><td></td><td>ь</td></t<>	F	1	DDC	CD	Ca	pture n	node tim	ner by p	positior	n 0:	: Disab	le		_/	$\overline{\langle}$))			ь
write-only bit. TCRA 7 6 5 4 3 2 4 0 0 TMCK RBTM3 RBCL SWIRES RBPDC TMEN (mistal value: 0000 0000) TMCK Select clock 000: fc/2 ⁴ (400 ns at 20 MHz) (mistal value: 0000 0000) 7 6.5 TMCK Select clock 000: fc/2 ⁴ (400 ns at 20 MHz) 001: fc/2 ⁴ (64 is at 20 MHz) <	write-only bit. RA 7 6 5 4 3 2 0 TMCK RBTM3 RBCL SWRES RBPDC TMEN (miail value: 0000 0000) 000: fo22 (400 ns at 20 MHz) 000: fo22 (16 (s at 20 MHz) 000: fo22 (12 (as at 20 MHz) 000: fo22 (12 (as at 20 MHz) 7.6.5 TMCK Select clock 01: fo27 (14 (s at 20 MHz) 01: fo27 (14 (s at 20 MHz) 10: fo27 (14 (s at 20 MHz) 01: fo27 (14 (s at 20 MHz) 01: fo27 (14 (s at 20 MHz) 01: fo27 (14 (s at 20 MHz) 3 RBCL Reset mode timer fmom Timer 3 1: Enable 01: fo27 (14 (s at 20 MHz) 01: fo27 (14 (s at 20 MHz) 3 RBCL Reset mode timer fmom Timer 3 1: Enable 01: fo28 (12) (s at 20 MHz) 01: fo28 (12) (s at 20 MHz) 2 SWRES Reset mode timer by overload 0: Disable 0: Disable 0: Disable 3 RBCL Reset mode timer by overload 0: Disable 0: Disable 0: Disable 1 Raped diterction 0: Disable 0: Disable 0: Disable 0: Disable 0: Disable 0: D		I	FDC	UF.	de	tection				1:	: Enabl	е			\sim	/			
7, 6, 5 TMCK Select clock 010: fc/2 ⁴ (800 ns at 20 MHz) 100: fc/2 ² (1,6 is at 20 MHz) 110: fc/2 ⁶ (3,2 is at 20 MHz) 001: fc/2 ⁷ (6,4 is at 20 MHz) 110: Reserved r 4 RBTM3 Reset mode timer from Timer 3 0: Disable 1: Enable r 3 RBCL Reset mode timer from Timer 3 0: Disable 1: Enable r 2 SWRES Reset mode timer by overload protoccion 0: Disable 1: Enable r 2 SWRES Reset mode timer by position 0: Disable 1: Enable r 0 TMEN Enable/disable mode timer by position 0: Disable 1: Enable r 0 TMEN Enable/disable mode timer 0: Disable 1: Enable r 0 TMEN Enable/disable mode timer 0: Disable 1: Enable r 1 RBPDC Reset mode timer by position 0: Disable 1: Enable r 1 RBPDC Reset mode timer by position 0: Disable 1: Enable r 1 RBPDC Ba A 9 8 7 6 5 4 3 2 0 VCAP <th>7, 6, 5 TMCK Select clock 010; fc/2⁴ (800 ns at 20 MHz) 100; fc/2⁶ (1,6 (s at 20 MHz) 110; fc/2⁶ (3,2) is at 20 MHz) 001; fc/2⁷ (6, 4 is at 20 MHz) 011; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 10; fc/able 10; fc/</th> <th>TCRA 1FA4H)</th> <th></th> <th>-</th> <th>6</th> <th></th> <th>5</th> <th></th> <th>3 1</th> <th></th> <th>SI</th> <th>1</th> <th>RB</th> <th>1 PDC</th> <th>-</th> <th></th> <th>(Initial</th> <th>value</th> <th>: 0000 0000)</th> <th></th>	7, 6, 5 TMCK Select clock 010; fc/2 ⁴ (800 ns at 20 MHz) 100; fc/2 ⁶ (1,6 (s at 20 MHz) 110; fc/2 ⁶ (3,2) is at 20 MHz) 001; fc/2 ⁷ (6, 4 is at 20 MHz) 011; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 10; fc/able 10; fc/	TCRA 1FA4H)		-	6		5		3 1		SI	1	RB	1 PDC	-		(Initial	value	: 0000 0000)	
7, 6, 5 TMCK Select clock 010: fc/2 ⁴ (800 ns at 20 MHz) 100: fc/2 ² (1,6 is at 20 MHz) 110: fc/2 ⁶ (3,2 is at 20 MHz) 001: fc/2 ⁷ (6,4 is at 20 MHz) 110: Reserved r 4 RBTM3 Reset mode timer from Timer 3 0: Disable 1: Enable r 3 RBCL Reset mode timer from Timer 3 0: Disable 1: Enable r 2 SWRES Reset mode timer by overload protoccion 0: Disable 1: Enable r 2 SWRES Reset mode timer by position 0: Disable 1: Enable r 0 TMEN Enable/disable mode timer by position 0: Disable 1: Enable r 0 TMEN Enable/disable mode timer 0: Disable 1: Enable r 0 TMEN Enable/disable mode timer 0: Disable 1: Enable r 1 RBPDC Reset mode timer by position 0: Disable 1: Enable r 1 RBPDC Reset mode timer by position 0: Disable 1: Enable r 1 RBPDC Ba A 9 8 7 6 5 4 3 2 0 VCAP <td>7, 6, 5 TMCK Select clock 010; fc/2⁴ (800 ns at 20 MHz) 100; fc/2⁶ (1,6 (s at 20 MHz) 110; fc/2⁶ (3,2) is at 20 MHz) 001; fc/2⁷ (6, 4 is at 20 MHz) 011; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 10; fc/able 10; fc/</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>\leq</td> <td>)</td> <td>\searrow</td> <td></td> <td></td> <td></td> <td>C</td> <td>\mathcal{O}</td> <td>)</td> <td></td>	7, 6, 5 TMCK Select clock 010; fc/2 ⁴ (800 ns at 20 MHz) 100; fc/2 ⁶ (1,6 (s at 20 MHz) 110; fc/2 ⁶ (3,2) is at 20 MHz) 001; fc/2 ⁷ (6, 4 is at 20 MHz) 011; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 10; fc/able 10; fc/										\leq)	\searrow				C	\mathcal{O})	
7, 6, 5 TMCK Select clock 010: fc/2 ⁴ (800 ns at 20 MHz) 100: fc/2 ² (1,6 is at 20 MHz) 110: fc/2 ⁶ (3,2 is at 20 MHz) 001: fc/2 ⁷ (6,4 is at 20 MHz) 110: Reserved r 4 RBTM3 Reset mode timer from Timer 3 0: Disable 1: Enable r 3 RBCL Reset mode timer from Timer 3 0: Disable 1: Enable r 2 SWRES Reset mode timer by overload protoccion 0: Disable 1: Enable r 2 SWRES Reset mode timer by position 0: Disable 1: Enable r 0 TMEN Enable/disable mode timer by position 0: Disable 1: Enable r 0 TMEN Enable/disable mode timer 0: Disable 1: Enable r 0 TMEN Enable/disable mode timer 0: Disable 1: Enable r 1 RBPDC Reset mode timer by position 0: Disable 1: Enable r 1 RBPDC Reset mode timer by position 0: Disable 1: Enable r 1 RBPDC Ba A 9 8 7 6 5 4 3 2 0 VCAP <td>7, 6, 5 TMCK Select clock 010; fc/2⁴ (800 ns at 20 MHz) 100; fc/2⁶ (1,6 (s at 20 MHz) 110; fc/2⁶ (3,2) is at 20 MHz) 001; fc/2⁷ (6, 4 is at 20 MHz) 011; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 10; fc/able 10; fc/</td> <td>г</td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(</td> <td></td> <td>\sim</td> <td>></td> <td></td> <td></td> <td>6</td> <td>2</td> <td></td> <td></td> <td>-</td>	7, 6, 5 TMCK Select clock 010; fc/2 ⁴ (800 ns at 20 MHz) 100; fc/2 ⁶ (1,6 (s at 20 MHz) 110; fc/2 ⁶ (3,2) is at 20 MHz) 001; fc/2 ⁷ (6, 4 is at 20 MHz) 011; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 101; Reserved 10; fc/able 10; fc/	г		1						(\sim	>			6	2			-
7, 6, 5 TMCK Select clock 100: fc/2 ⁶ (1, 6, 6 at 20 MHz) 110: fc/2 ⁶ (3, 2, 6 at 20 MHz) 001: fc/2 ⁷ (6, 4, µs at 20 MHz) 011: Reserved 111: Reserved 111: Reserved 111: Reserved 111: Reserved 111: Reserved 111: Reserved 111: Reserved 12 Reset mode timer from Timer 3 0. Disable 1: Enable 3 RBCL Reset mode timer from Timer 3 0. Disable 1: Enable 0. Disable 1: Enable 2 SWRES Reset mode timer by overload detection 0. Disable 1: Enable 1 0 TWEN Enable/disable mode timer by position detection 0. Disable 1: Enable 1 0 TWEN Enable/disable mode timer by position detection 0. Disable 1: Enable 1 0 TWEN Enable/disable mode timer by position detection 0. Disable 1: Enable timer start 1 Note 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). Note 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contains write-only bit. VCAP F E D C B A 9 8 7 6 5 4 3 2 0 (nitial value: 0000 0000 000 0000) MCAP Mode capture Po B D D D</tmen></tmck>	7, 6, 5 TMCK Select clock 100: fc/2 ⁶ (1, 6 as at 20 MHz) 110: fc/2 ⁶ (3, 2 bs at 20 MHz) 001: fc/2 ⁷ (6, 4 µs at 20 MHz) 011: Reserved 101: Reserv									Ĝ							$\bigcirc)$			
7, 6, 5 TMCK Select clock 110: fc/2 ⁶ (3.2 µs ät 20 MHz) 001: fc/2 ⁷ (4.4 µs at 20 MHz) 001: fc/2 ⁷ (4.4 µs at 20 MHz) 001: fc/2 ⁶ (4.4 µs at 20 MHz) 01: Reserved 111: Reserved 11: Enable 11: Enable 12: Enable 12: Enable 13: Enable 14: Enable 14	7, 6, 5 TMCK Select clock 110: fc/2 ⁶ (3.2 pix åt 20 MHz) 001: fc/2 ⁷ (6.4 pix at 20 MHz) 011: Reserved 4 RBTM3 Reset mode timer from Timer 3 0: Disable 1: fnable 3 RBCL Reset mode timer from Timer 3 0: Disable 1: fnable 2 SWRES Reset mode timer by overload protection 0: Disable 1: fnable 2 SWRES Reset mode timer by position detection 0: Disable 1: fnable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 01FAGH) DF DE D <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>4</td> <td>Ľ</td> <td></td> <td>. /</td> <td></td> <td>/ /</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								4	Ľ		. /		/ /						
Image: Construction of the set o	011: Reserved 101: Reserved 101: Reserved 101: Reserved 101: Reserved 101: Reserved 101: Reserved 11: Reserved 1		7, 6, 5	тмс	к	Se	lect clc	ock	F											
101: Reserved 4 RBTM3 Reset mode timer from Timer 3 0: Disable 3 RBCL Reset mode timer by overload 0: Disable 2 SWRES Reset mode timer by overload 0: Disable 1 RBPDC Reset mode timer by position 1: Enable 2 SWRES Reset mode timer by position 1: Enable 1 RBPDC Reset mode timer by position 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 1: Enable 1 Reset mode timer 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 1: Enable 1 Image: start Note 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). Note 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contains write-only bit. WCAP F E D C B A 9 8 7 6 5 4 3 2 0 MCAP Mode capture Position detection interval (Initial value: 0000 0000 0000 0000 0000)</tmen></tmck>	101: Reserved 4 RBTM3 Reset mode timer from Timer 3 0: Disable 3 RBCL Reset mode timer by overload 0: Disable 2 SWRES Reset mode timer in software 0: No operation 1 RBPDC Reset mode timer by position 0: Disable 1 RBPDC Reset mode timer by position 0: Disable 1 RBPDC Reset mode timer by position 0: Disable 1 RBPDC Reset mode timer by position 0: Disable 1 RBPDC Reset mode timer 0: Disable 1 Enable/disable mode timer 0: Disable 1: Enable 0: TMEN Enable/disable mode timer 0: Disable 1: Enable 0: Disable 1: Enable 0: Disable 1: Enable 0: Disable 1: Enable/disable mode timer start 0: Disable 1: Enable 0: Disable 1: Enable/disable mode timer). 0: Disable 1: Enable 0: Disable 1: Enable/disable mode timer). 0: Disable 0: Disable 0: Disable 1: Enable/disable mode timer). 0: Disable 1: Enabl								C))					20 MH	z)				
4 RBTM3 Reset mode timer from Timer 3 0: Disable 3 RBCL Reset mode timer by overload 0: Disable 3 RBCL Reset mode timer by overload 0: Disable 2 SWRES Reset mode timer in software 0: No operation 1 RBPDC Reset mode timer by position 0: Disable 0 TMEN Enable/disable mode timer 0: Disable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 0: TMEN Enable/disable mode timer 0: Disable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable/disable mode timer 0: Disable 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 0: TMEN Enable/disable mode timer 0: Disable 1: Enable 0: TMEN Enable/disable mode timer 0: Disable 1: Enable 0: TMEN Enable/disable mode timer 0: Disable 1: Enable 0: Disable 1: Enable 0: Disable 0: Disable 1: Enable 0: Disable 1: Enable 0: Disable<	4 RBTM3 Reset mode timer from Timer 3 0: Disable 3 RBCL Reset mode timer by overload 0: Disable 2 SWRES Reset mode timer in software 0: No operation 1 RBPDC Reset mode timer by position 0: Disable 1 RBPDC Reset mode timer by position 0: Disable 1 RBPDC Reset mode timer by position 0: Disable 1 RBPDC Reset mode timer by position 0: Disable 1 RBPDC Reset mode timer by position 0: Disable 1 RBPDC Reset mode timer by position 0: Disable 1 Enable/disable mode timer 0: Disable 1: Enable 1: Enable 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 1: Enable 1: Enable 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 0: Disable 1: Enable 1: Enable 0: TMEN Enable/disable mode timer 0: Disable 1: Enable 0: FAGH DE DE							P	\sim				A			/				R
4 RBTM3 Reset mode timer from Timer 3 1: Enable 3 RBCL Reset mode timer by overload protection 0: Disable 1; Enable 2 SWRES Reset mode timer by position 0: No operation 1; Reset 0: No operation 1; Reset 1 RBPDC Reset mode timer by position 0: Disable 1; Enable 0: Disable 1; Enable 0 TMEN Enable/disable mode timer 1 0: Disable 1; Enable 0 TMEN Enable/disable mode timer 1 0: Disable 1; Enable timer start Note 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). Note 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contains write-only bit. WCAP F E D C B A 9 8 7 6 5 4 3 2 1 0 MCAP Mode capture Position detection interval 0 0000 0000 0000 0000 MCAP Mode capture Position detection interval 0 0 0 0 0 0 0 0 0 0 0 0 0</tmen></tmck>	4 RBTM3 Reset mode timer from Timer 3 1: Enable 3 RBCL Reset mode timer by overload protection 0: Disable (1: Enable) 2 SWRES Reset mode timer in software (1: Enable) 0: No operation (1: Reset) 1 RBPDC Reset mode timer by position (1: Enable) 0: Disable (1: Enable) 0 TMEN Enable/disable mode timer 0: Disable (1: Enable) 0 TMEN Enable/disable mode timer 0: Disable (1: Enable) 0 TMEN Enable/disable mode timer 0: Disable (1: Enable) 0 TMEN Enable/disable mode timer 0: Disable (1: Enable) 1: Enable/disable mode timer 0: Disable (1: Enable) 0: Disable (1: Enable) 0 TMEN Enable/disable mode timer 0: Disable (1: Enable) 0: Disable (1: Enable) 0: Enable/disable mode timer 0: Disable (1: Enable) 0: Disable (1: Enable) 0: Disable (1: Enable) 0: F E D C B A 9 7 6 5 4 3 2 0 0:FA6H) DF DE DD DC DB </td <td>Ļ</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>(</td> <td></td> <td></td> <td>_</td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Ļ						(_		-							
3 RBCL Reset mode timer by overload 0: Disable 1: Enable 2 SWRES Reset mode timer in software 0: No operation 1: Reset 1 RBPDC Reset mode timer by position 0: Disable 1: Reset 0 TMEN Enable/disable mode timer 0: Disable 1: Enable F 0 TMEN Enable/disable mode timer 0: Disable 1: Enable F 0 TMEN Enable/disable mode timer 0: Disable 1: Enable F 0 TMEN Enable/disable mode timer 0: Disable 1: Enable timer start F Note 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). Note 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contains write-only bit. WCAP F E D C B A 9 8 7 6 5 4 3 2 0 MCAP Mode capture Position detection interval 0:000 0:000 0:000 0:000 0:000 MCAP Mode capture Position detection interval</tmen></tmck>	3 RBCL Reset mode timer by overload 0: Disable (1; Enable) 2 SWRES Reset mode timer in software detection 0: No operation 1; Reset 1 RBPDC Reset mode timer by position detection 0: Disable 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable timer start 0te 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). 0te 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contain write-only bit. AP F E D C B A 9 8 7 6 5 4 3 2 0 MCAP Mode capture Position detection interval Position detection interval (Initial value: 0000 0000 0000 0000 0000) P1 F E D C B A 9 8 7 6 5 4 3 2 0 P1 DF DE DD DC DB DA D9 DB D7 D6 D5 D4</tmen></tmck>		4	RBT	M3	Re	set mo	de time	r from	Timer :	2	~		$\langle \rangle$						
2 SWRES Reset mode timer in software 0: No operation 1 RBPDC Reset mode timer by position 0: Disable 1 RBPDC Reset mode timer by position 0: Disable 0 TMEN Enable/disable mode timer 0: Disable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 0: Disable 0: Disable 0 TMEN Enable/disable mode timer 1: Enable timer start Note 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). Note 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contains write-only bit. WCAP F E D C B A 9 8 7 6 5 4 3 2 0 MCAP Mede capture Position detection interval </tmen></tmck>	2 SWRES Reset mode timer in software 0: No operation 1: Reset 1 RBPDC Reset mode timer by position detection 0: Disable 1: Enable 0 TWEN Enable/disable mode timer 0: Disable 1: Enable 0 TWEN Enable/disable mode timer 0: Disable 1: Enable 0 TWEN Enable/disable mode timer 0: Disable 1: Enable timer start ote 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). ote 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contain write-only bit. AP F E D C B A 9 7 6 5 4 3 2 0 MCAP Mode capture Position detection interval Position detection interval (Initial value: 0000 0000 000 0000) P1 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 00 01FA8H) F E D C B A 9 8 7 6 5</tmen></tmck>	ŀ	0	DDO	. /	Re	set mo	de time	r by ov	/erload	_			<u>}</u>						
2 SWRES Reset mode timer in software 1: Reset 1 RBPDC Reset mode timer by position 0: Disable 0 TMEN Enable/disable mode timer 0: Disable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable/disable mode timer 0: Disable 1: Enable timer start Note 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). Note 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contains write-only bit. WCAP F E D C B A 9 8 7 6 5 4 3 2 0 MCAP McAP Mode capture Position detection interval (Initial value: 0000 0000 0000 0000 0000 0000) 0000) MCAP Mode capture Position detection interval (Initial value: 0000 0000 0000 0000 0000 0000 0000) MCAP Mode capture Position detection interval (Initial value: 0000 0000 0000 0000 0000 0000) MCAP F E D C B A 9 8 7 6 5 4</tmen></tmck>	2 SWRES Reset mode timer in software til Reset 1: Reset 1 RBPDC Reset mode timer by position detection 0: Disable 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable timer start ote 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). ote 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contain write-only bit. AP F E D C B A 9 8 7 6 5 4 3 2 0 OIFA6H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 00000 00000 000000000000000000000000000000000000</tmen></tmck>		3	RBC	//)pr	otection				(1)	: Enabl	е							
1 Reset mode timer by position 0: Disable 1 Report Enable/disable mode timer 0: Disable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 0: Disable 0: Disable 1: Enable 0: Disable 0: Disable 1: Enable/disable mode timer 0: Disable 1: Enable timer start 0: Disable Note 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). Note 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contains write-only bit. MCAP F E D C B A 9 8 7 6 5 4 3 2 0 (Initial value: 0000 0000 000 000 000) 000) MCAP F E D C B A 9 8 7 6 5 4 3 2 1 0 MCAP Mode capture Position detection interval (Initial value: 0000 0000 0000 0000 0000 0000 0000) (Initial value: 0000 0000 0000 0000 0000 0000) (Initial value: 0000 0000 0000 0000 0000) (Initial value: 0000 0000 0000</tmen></tmck>	1 Reset mode timer by position detection 0: Disable 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable timer start ote 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). ote 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contain write-only bit. AP F E D C B A 9 8 7 6 5 4 3 2 0 MPAGE DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000 0000 0000 0</tmen></tmck>		2	SWF	RES	Re	set mo	de time	r in so	ftware		<u> </u>		n						,
1 RBPDC detection 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable/disable mode timer 0: Disable 1: Enable timer start F Note 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). Note 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contains write-only bit. WCAP F E D C B A 9 8 7 6 5 4 3 2 1 0 MCAP F E D C B A 9 8 7 6 5 4 3 2 1 0 MCAP MCAP Mode capture Position detection interval 0000) 0000) 0000) MCAP Mode capture Position detection interval 0 0000) 00000 00000 0000) CMP1 F E D C B A 9 8 7 6 5 4 3 2 0 OH, 01FA8H) DF<</tmen></tmck>	1 RBPDC detection 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable 0: Disable 1: Enable 1: Enable 0 TMEN Enable/disable mode timer 0: Disable 1: Enable timer start 0: Disable 1: Enable 0: Disable 1: Enable timer start 0: Disable 1: Enable	ŀ				Ré	set mo	de time	r by pr	osition		<u> </u>								
0 TMEN Enable/disable mode timer 0: Disable 1: Enable timer start Note 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). Note 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contains write-only bit. MCAP F E D C B A 9 8 7 6 5 4 3 2 1 0 MCAP F E D C B A 9 8 7 6 5 4 3 2 1 0 MCAP F E D C B A 9 8 7 6 5 4 3 2 1 0 MCAP MCAP Mode capture Position detection interval 000000000000000000000000000000000000</tmen></tmck>	0 TMEN Enable/disable mode timer 0: Disable 1: Enable timer start ote 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). ote 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contain write-only bit. AP F E D C B A 9 8 7 6 5 4 3 2 1 0 AP F E D C B A 9 8 7 6 5 4 3 2 1 0 O1FA6H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 000 MCAP Mode capture Position detection interval (Initial value: 0000 0000 000 (Initial value: 0000 0000 000 P1 DF DE DD DE DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 P1 DF DE DD DB</tmen></tmck>		1	RBP	DC				-,											R
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1: Enable timer start ote 1: When changing MTCRA <tmck> setting, keep the MTCRA<tmen> bit reset to "0" (disable mode timer). ote 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contain write-only bit. AP F E D C B A 9 8 7 6 5 4 3 2 1 0 MP F E D C B A 9 8 7 6 5 4 3 2 1 0 MP DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 00000 00000 00000 0000</tmen></tmck>	Ī	0	ZTME	N	∩ Er	able/di	sable m	ode tir	mer	-									
Note 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contains write-only bit. $MCAP F \ E \ D \ C \ B \ A \ 9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0 \ (Initial value: 0000 0000 000 000 000) (Initial value: 0000 0000 000) (Initial value: 0000 0000) (Initial value: 00$	ote 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contain write-only bit. AP F E D C B A 9 8 7 6 5 4 3 2 1 0 O1FA6H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000) 0000) MCAP Mode capture Position detection interval Position detection interval (Initial value: 0000 0000 000 0000 0000 0000) P1 O1FA8H) F E D C B A 9 8 7 6 5 4 3 2 1 0 P1 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000) 0000) P2 F E D C B A 9 8 7 6	L		5	\leq			((· · · · ·		1:	: Enabl	e time	er start						
Note 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contains write-only bit. $MCAP F \ E \ D \ C \ B \ A \ 9 \ 8 \ 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0 \ (Initial value: 0000 0000 000 000 000) (Initial value: 0000 0000 000) (Initial value: 0000 0000) (Initial value: 00$	ote 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRA because it contain write-only bit. AP F E D C B A 9 8 7 6 5 4 3 2 1 0 O1FA6H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000) 0000) MCAP Mode capture Position detection interval Position detection interval (Initial value: 0000 0000 000 0000 0000 0000) P1 O1FA8H) F E D C B A 9 8 7 6 5 4 3 2 1 0 P1 DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000) 0000) P2 F E D C B A 9 8 7 6	Note	1: Wher	n char	ging	MTCR	A <tm< td=""><td>CK> se</td><td>etting,</td><td>keep</td><td>the I</td><td>MTCR</td><td>A<tn< td=""><td>MEN></td><td>bit re</td><td>eset to</td><td>"0" (c</td><td>disabl</td><td>e mode timer).</td><td></td></tn<></td></tm<>	CK> se	etting,	keep	the I	MTCR	A <tn< td=""><td>MEN></td><td>bit re</td><td>eset to</td><td>"0" (c</td><td>disabl</td><td>e mode timer).</td><td></td></tn<>	MEN>	bit re	eset to	"0" (c	disabl	e mode timer).	
MCAP F E D C B A 9 8 7 6 5 4 3 2 1 0 MCAP DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000) MCAP Mode capture Position detection interval Position detection interval O(000) (Initial value: 0000 0000 0000 0000 0000 0000) CMP1 F E D C B A 9 8 7 6 5 4 3 2 1 0 OH, 01FA8H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000 0000) CMP1 F E D C B A 9 8 7 6 5 4 3 2 1 0 CMP2 F E D	AP F E D C B A 9 8 7 6 5 4 3 2 1 0 01FA6H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000) 0000) MCAP Mode capture Position detection interval Position detection interval (Initial value: 0000 0000 0000 0000 0000) 01FA8H) F E D C B A 9 8 7 6 5 4 3 2 1 0 01FA8H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000) 0000) P2 F E D C B A 9 8 7 6 5 4 3 2 1 0 P2 F E D <td>Note</td> <td></td> <td></td> <td></td> <td>te inst</td> <td>uction</td> <td>is, such</td> <td>h as a</td> <td>bit m</td> <td>anipı</td> <td>ulation</td> <td>instr</td> <td>uctior</td> <td>n, can</td> <td>not ac</td> <td>cess</td> <td>the N</td> <td>ITCRA because it cont</td> <td>tains</td>	Note				te inst	uction	is, such	h as a	bit m	anipı	ulation	instr	uctior	n, can	not ac	cess	the N	ITCRA because it cont	tains
DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000 0000 0000 0	01FA6H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 000 000) MCAP Mode capture Position detection interval Position detection interval Position detection interval P1 F E D C B A 9 8 7 6 5 4 3 2 1 0 01FA8H) F E D C B A 9 8 7 6 5 4 3 2 1 0 01FA8H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000) P2 F E D C B A 9 8 7 6 5 4 3 2 1 0 (Initial value: 0000 0000 0000 0000) 0000) P2 F E	$\overline{\langle}$	write		иι.	6	2^{\backslash}	\subseteq)											
DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000 0000 0000 0	01FA6H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 000 000) MCAP Mode capture Position detection interval Position detection interval Position detection interval P1 F E D C B A 9 8 7 6 5 4 3 2 1 0 01FA8H) F E D C B A 9 8 7 6 5 4 3 2 1 0 01FA8H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000) P2 F E D C B A 9 8 7 6 5 4 3 2 1 0 (Initial value: 0000 0000 0000 0000) 0000) P2 F E			_	_		\langle													
DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 0000) MCAP Mode capture Position detection interval Position detection interval Position detection interval CMP1 F E D C B A 9 8 7 6 5 4 3 2 1 0 0000) CMP1 F E D C B A 9 8 7 6 5 4 3 2 1 0 DH, 01FA8H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 00000 0000 0000 000000000000000000000	DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 0000) MCAP Mode capture Position detection interval Position detection interval P1 F E D C B A 9 8 7 6 5 4 3 2 1 0 P1 F E D C B A 9 8 7 6 5 4 3 2 1 0 01FA8H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 P2 F E D C B A 9 8 7 6 5 4 3 2 1 0 P2 F E D C B A 9 8 7 6 5 4 3 2 1 0 P3 P4 P5 P5 P4 P3 P3 P3 P3 P3 P3 P3 P3 P3 <t< td=""><td></td><td>A6H)</td><td></td><td></td><td>T</td><td></td><td>~</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>(Initial value: 0000 0000</td><td>000</td></t<>		A6H)			T		~										0	(Initial value: 0000 0000	000
CMP1 F E D C B A 9 8 7 6 5 4 3 2 1 0 OH, 01FA8H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000 0000 0000 0	P1 F E D C B A 9 8 7 6 5 4 3 2 1 0 01FA8H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 000 P2 F E D C B A 9 8 7 6 5 4 3 2 1 0 01FAAH) D5 D5 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 000 P2 F E D C B A 9 8 7 6 5 4 3 2 1 0	-	Ĺ	DF D	EC	DD D	DB	DA	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	•	
CMP1 F E D C B A 9 8 7 6 5 4 3 2 1 0 OH, 01FA8H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000 0000 0000 0	P1 F E D C B A 9 8 7 6 5 4 3 2 1 0 01FA8H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 000 P2 F E D C B A 9 8 7 6 5 4 3 2 1 0 01FAAH) D5 D5 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 000 P2 F E D C B A 9 8 7 6 5 4 3 2 1 0																			T
DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000 0000 0000 0	O1FA8H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 000 0000 0000 0000 0000 00		MCA	J	Mo	ode cap	ture				P	osition	detec	tion in	terval					
DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 0000 0000 0000 0000 0000 0	O1FA8H) DF DE DD DC DB DA D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (Initial value: 0000 0000 000 0000 0000 0000 0000 00	CMP1		F I	= 1		в	А	9	8	7	6	5	4	3	2	1	0		
CMP2 F E D C B A 9 8 7 6 5 4 3 2 1 0	P2 F E D C B A 9 8 7 6 5 4 3 2 1 0 01FAAH) DE DE DE DE DA DE		A8H)	-	1		1	1				1							•	0000
	01FAAH)		L			ים סי		DA	59	00	וט	00	00	D4	03	52	וט	00	0000)	
	01FAAH)																			
		CMP2		F '	= 1		D	٨	۵	Q	7	6	5	л	з	2	1	Ω		

	/P3		Е	D	С	В	А	9	8	7	6	5	4	3	2	1	0		
(01FADH,	, 01FACH)	DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	(Initial value: 0000 0000 0000)	0000
	1																	,	
	CMP1			Timer	1					Μ	lagnitu	de cor	nparis	on con	npare	registe	r		
	CMP2			Timer	2					Μ	latching	g com	parisor	n comp	pare re	gister			R/W
	CMP3			Timer	3					Μ	latching	g com	parisor	n comp	pare re	gister	\geq		
•																	$\langle -$		

Note: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the MTCRB or MTCRA register because these registers contain write-only bits.



12.5 Three-phase PWM Output Unit

The Three-phase PWM Output Unit has the function to generate three-phase PWM waves with any desired pulse width and the commutation function capable of brushless DC motor control. In addition, it has the protective functions such as overload protection and emergency stop functions necessary to protect the power drive unit, and the dead time adding function which helps to prevent the in-phase upper/lower transistors from getting shorted by simultaneous turn-on when switched over.

For the PWM output pin (U,V,W,X,Y,Z), set the port register PxDR and PxCR (x = 3) to 1. The PWM output initially is set to be active low, so that if the output needs to be used active high, set up the MDCRA Register accordingly.

12.5.1 Configuration of the three-phase PWM output unit

The three-phase PWM output unit consists of a pulse width modulation circuit, commutation control circuit, protective circuit (emergency stop and overload), and a dead time control circuit.

12.5.1.1 Pulse width modulation circuit (PWM waveform generating unit)

This circuit produces three-phase independent PWM waveforms with an equal PWM frequency. For PWM waveform mode, triangular wave modulation or sawtooth wave modulation can be selected by using the PMD Control Register (MDCRA) bit 1. The PWM frequency is set by using the PMD Period Register (MDPRD). The following shows the relationship between the value of this register and the PWM counter clock set by the MDCRB Register, PWMCK.

Sawtooth wave PWM: MDPRD Register set value = $\frac{1}{PWM \text{ frequency } [Hz] \times PWMCK}$


Triangular wave PWM: MDPRD Register set value = $\frac{1}{PWM \text{ frequency } [Hz] \times 2 \times PWMCK}$

The PMD Period Register (MDPRD) is comprised of dual-buffers, so that CMPU, V, W Register is updated with PWM period.

When the waveform arithmetic circuit is operating, the PWM waveform output unit receives calculation results from the waveform arithmetic circuit and by using the results as CMPU, V, W Register set value, it outputs independent three-phase PWM waveforms. When the waveform calculation function is enabled by the waveform arithmetic circuit and transfer of calculation results into the CMPU to W Registers is enabled (with EDCRA Register bit 2), the CMPU to W Registers are disabled against writing.

When the waveform calculation function is enabled (with EDCRA Register bit 1) and transfer of calculation results into the CMPU, V, W Registers is disabled (with EDCRA Register bit 4), the calculation results are transferred to the buffers of CMPU, V, W Registers, but not output to the port.

Read-accessing the CMPU, V, and W registers can read the calculation results of the waveform arithmetic circuit that have been input to a buffer. After changing the read calculation result data by software, writing the changed data to the CMPU, V, and W registers enables an arbitrary waveform other than a sinusoidal wave to be output. When the registers are read after writing, the values written to the registers are read out if accessed before the calculation results are transferred after calculation is finished.



The values of the PWM Compare Registers (CMPU/V/W) and the carrier wave generated by the PWM Counter (MDCNT) are compared for the relative magnitude by the comparator to produce PWM wave-forms.

The PWM Counter is a 12-bit up/down counter with a 100 ns (at fc = 20 MHz) resolution.

For three-phase output control, two methods of generating three-phase PWM waveforms can be set.

- 1. Three-phase independent mode: Values are set independently in the three-phase PMD Compare Registers to produce three-phase independent PWM waveforms. This method may be used to produce sinusoidal or any other desired drive waveforms.
- 2. Three-phase common mode: A value is set in only the U-phase PMD Compare Register to produce three in-phase PWM waveforms using the U phase set value. This method may be used for DC motor square wave drive.


The three-phase PMD Compare Registers each have a comparison register to comprise a dual-buffer structure. The values of the PMD Compare Registers are loaded into their respective comparison registers synchronously with PWM period.



12.5.1.2 Commutation control circuit

Output ports are controlled depending on the contents set in the PMD Output Register (MDOUT). The contents set in this register are divided into two, one for selecting the synchronizing signal for port output, and one for setting up port output. The synchronizing signal can be selected from Timers 1 or 2, position detection signal, or without sync. Port output can be synchronized to this synchronizing signal before being further synchronized to the PWM signal sync. The MDOUT Register's synchronizing signal select bit becomes effective immediately after writing. Other bits are dual-buffered, and are updated by the selected synchronizing signal.

Example: Commutation timing for one timer period with PWM synchronization specified



Output on six ports can be set to be active high or active low independently of each other by using the MDCRA Register bits 5 and 4. Furthermore, the U, V, and W phases can individually be selected between PWM output and H/L output by using the MDOUT Register bits A to 8 and 5 to 0. When PWM output is selected, PWM waveforms are output; when H/L output is selected, a waveform which is fixed high or low is output. The MDOUT Register bits E to C set the expected position signal value for the position detection circuit.





Figure 12-10 Pulse Width Modulation Circuit






12.5.2 Register Functions of the Waveform Synthesis Circuit

MDCRB			
PWMC	K Select	PWM counter clock	Select PWM counter clock.
MDCRA			
7	HLFINT	Select half-period interrupt	When this bit is set to 1, INTPWM is generated every half period (at triangular wave peak and valley) in the case of center PWM output and PINT = 00. In other cases, this setting has no meaning.
6	DTYMD	DUTY mode	Select whether to set the duty cycle independently for three phases using the CMPU to V Registers or in common for all three phases by setting the CMPU Register only.
5	POLH	Upper-phase port polarity	Select the upper-phase output port polarity. Make sure the waveform synthesis function (MDCRA Register bit 0) is idle before selecting this port polarity.
4	POLL	Lower-phase port polarity	Select the lower-phase output port polarity. Make sure the waveform synthesis function (MDCRA Register bit 0) is idle before selecting this port polarity.
3, 2	PINT	PWM interrupt frequency	Select the frequency at which to generate a PWM interrupt from four choices available: every PWM period or once every 2, 4, or 8 PWM periods. When setting of this bit is altered while operating, an interrupt may be generated at the time the bit is altered.
1	PWMMD	PWM mode	Select PWM mode. PWM mode 0 is an edge PWM (sawtooth wave), and PWM mode 1 i a center PWM (triangular wave).
0	PWMEN	Enable/Disable waveform generation circuit	When enabling this circuit (for waveform output), be sure to set the output port polarity and other bits of this register (other than MDCRA bit 0) beforehand.
DTR			
DTR	Dead	time	Set the dead time between the upper-phase and lower-phase outputs.
MDOUT		C	
F	UPDWN	PWM counter flag	This bit indicates whether the PWM counter is counting up or down. When edge PWM (sawtooth wave) is selected, it is always set to 0.
E, D, C	PDEXP	Mode compare register	Set the data to be compared with the position detection input port. The comparison data i adopted as the expected value simultaneously when port output sync settings made wit MDOUT are reflected in the ports. (This is the expected position detection input value for the output set with MDOUT next time.)
в	PSYNC	Select PWM synchronization	Select whether or not to synchronize port output to PWM period after being synchronize to the synchronizing signal selected with SYNCS. If selected to be synchronized to PWM output is kept waiting for the next PWM after being synchronized with SYNCS. Waveforr settings are overwritten if new settings are written to the register during this time, and ou put is generated with those settings.
A 9 8	WPWM VPWM UPWM	Control UVW-phase PWM outputs	Set U, V, and W-phase port outputs. (See the Table 12-3)
7, 6	SYNCS	Select port output sync signal	Select the synchronizing signal with which to output UVW-phase settings to ports. The synchronizing signal can be selected from Timers 1 or 2, position detection, or asynchronous. Select asynchronous when the initial setting, otherwise the above setting isn't reflected immediately.
5, 4 3, 2 1, 0	WOC VOC UOC	Control UVW-phase outputs	Set U, V, and W-phase port outputs. (See the Table 12-3)
MDCN	T PWM	counter	This is a 12-bit read-only register used to count PWM periods.
MDPRI	D Set PV	VM period	This register determines PWM period, and is dual-buffered, allowing PWM period to be altered even while the PWM counter is operating. The buffers are loaded every PWM period. When 100 ns is selected for the PWM counter clock, make sure the least significant bit is set to 0.

CMPU CMPV CMPW	\$	Set PWM pulse	width		phases.		r is dual-bu	-	bulse widths output in the respective U the pulse widths are determined by co	
Vavefor	m Synt	hesis Circi	uit Regis	sters [Ad	Idresses	s (PMD1)]		\sim	
MDCRB	7	6	5	4	3	2	1	0		
(01FAFH)	-	-	-	_	-	-	PW	MCK	(Initial value: **** **00)	
								~		
	1, 0	PWMCK	PWM co	unterSelect	clock	00: fc/2 [I 01: fc/2 ² 10: fc/2 ³ 11: fc/2 ⁴	(200 ns (400 ns	at 20 MHz at 20 MHz at 20 MHz at 20 MHz at 20 MHz	2)	R/V
Note	: When	changing sett	ing, keep	the PWMI	EN bit res 3	et to "0" (di 2	sable wa	ve form sy	Inthesis function).	
(01FAEH)	HLFIN	IT DTYMD	POLH	POLL	PI		PWMMD	PWMEN	(Initial value: 0000 0000)	
		·				2 CC			\mathbb{C}	
	7	HLFINT	Select h	alf-period in	terrupt		>	fied in PIN ⁻ If period w	F hen PINT = 00	
	6	DTYMD	DUTY m	ode	<(1: Three	e in comm phases ind			
	5	POLH	Upper-p	hase port po	olarity	0: Active 1: Active	high)	
_	4	POLL	Lower-p	hase port po	olarity	0: Active 1: Active	high			R/\
	3, 2	PINT	Select P	WM interru) pt (trigger)	01: Interr 10: Interr	upt once ev	eriod /ery 2 perio /ery 4 perio /ery 8 perio	ods	
	1	PWMMD	PWM m	ode	\langle		· · ·	ge: Sawtoo nter: Trianç	th wave) gular wave)	
	0	PWMEN	Enable/o thesis fu	lisable wave	eform syn-	0: Disable 1: Enable	e (Waveforr	n output)		
			\sim				1	0		
DTR	7	6	5	4	3	2	1			
DTR (01FBEH)	7	6	5 D5	4 D4	3 D3	2 D2	D1	D0	(Initial value: **00 0000)	
	-	6						-	(Initial value: **00 0000)	



F	UPDWN	PWM counter flag	0: Counting up 1: Counting down	R
E, D, C	PDEXP	Comparison register for posi- tion detection	bit E: W-phase expected value bit D: V-phase expected value bit C: U-phase expected value	
В	PSYNC	Select PWM synchronization	0: Asynchronous 1: Synchronized	
A	WPWM	W-phase PWM output	0: H/L level output 1: PWM waveform output	
9	VPWM	V-phase PWM output	0: H/L level output 1: PWM waveform output]
8	UPWM	U-phase PWM output	0: H/L level output 1: PWM waveform output	R/W
7, 6	SYNCS	Select port output synchronizing signal	00: Asynchronous 01: Synchronized to position detection 10: Synchronized to Timer 1 11: Synchronized to Timer 2	
5, 4	WOC	Control W-phase output	$\langle \langle \rangle \rangle$	
3, 2	VOC	Control V-phase output	See the table 1-3	
1, 0	UOC	Control U-phase output		


12.5.3 Port output as set with UOC/VOC/WOC bits and UPWM/VPWM/WPWM bits

Table 12-3	Example of Pin	Output Settings
------------	----------------	-----------------

ι	J-phase out (PC	put polarity	/// ~ ~	Jh
		UR	WM	~
UOC	1: PWM	/ output): H/L lev	vel output
	U phase	X phase	U phase	X phase
0 0	PWM	PWM	L	1
0 1	KL ,	PWM	L	н
1 0	PWM	Ľ	H	L
1(1	PWM	PWM	H	Н
			\bigcirc	


U-phase output polarity: Active low (POLH,POLL = 0)

$\langle \rangle$	UPWM						
Juoc	1: PWN	/l output	0: H/L level output				
	U phase	X phase	U phase	X phase			
0 0	PWM	PWM	Н	Н			
01	Н	PWM	Н	L			
1 0	PWM	Н	L	Н			
1 1	PWM	PWM	L	L			



12.5.4 Protective Circuit

This circuit consists of an EMG protective circuit and overload protective circuit. These circuits are activated by driving their respective port inputs active.



a. EMG protective circuit

This protective circuit is used for emergency stop, when the EMG protective circuit is enabled. When the signal on EMG input port goes active (negative edge triggered), the six ports are immediately disabled high-impedance against output and an EMG interrupt (INTEMG) is generated. The EMG Control Register (EMGCRA) is used to set EMG protection. If the EMGCRA<EMGST> shows the value "1" when read, it means that the EMG protective circuit is operating. To return from the EMG protective state, reset the MDOUT Register bits A to 0 and set the EMGCRA<RTE> to 1. Returning from the EMG protective state is effective when the EMG protective input has been released back high. To disable the EMG function, set data "5AH" and "A5H"sequentially in the EMG disable Register (EMGREL) and reset the EMGCRA<EMGEN> to 0. When the EMG function is disabled, EMG interrupts (INTEMG) are not generated.

The EMG protective circuit is initially enabled. Before disabling it, fully study on adequacy.

b. Overload protective circuit


The overload protective circuit is set by using the EMG Control Registers (EMGCRA/B). To activate overload protection, set the EMGCRB<CLEN> to 1 to enable the overload protective circuit. The circuit starts operating when the overload protective input is pulled low.

To return from overload state, there are three methods to use: return by a timer (EMGCRB<RTTM1>), return by PWM sync (EMGCRB<RTPWM>), or return manually (EMGCRB<RTCL>). These methods are usable when the overload protective input has been released back high.

The number of times the overload protective input is sampled can be set by using the EMGCRA<CLCNT>. The sampling times can be set in the range of 1 to 15 times at 200 ns period (when fc = 20 MHz). If a low level is detected as many times as the specified number, overload protection is assumed.

The output disabled phases during overload protection are set by using the EMGCRB<CLMD>. This facility allows selecting to disable no phases, all phases, PWM phases, or all upper phases/all lower phases. When selected to disable all upper phases/all lower phases, port output is determined by their turn-on status immediately before being disabled. When two or more upper phases are active, all upper phases are turned on and all lower phases are turned off; when two or more lower phases are active, all upper phases are turned off and all lower phases are turned on.

When output phase are cut off, output is inactive (low in the case of high active). When the overload protective circuit is disabled, overload protective interrupts (INTCLM) are not generated.



12.5.5 Functions of Protective Circuit Registers

	EMGR	EMGREL EMG disable		isable	The EMG protective circuit is disable from the disabled state by writing "5AH" and "A5H" to this register in that order. After that, the EMGCRA Register needs to be set.		
_	EMGCRB						
	7	RT	CL	Return from overload protec- tive state	When this bit is set to 1, the motor control circuit is returned from overload protective state in software (e.g., by writing to this register). Also, the current state can be known by read- ing this bit. MDOUT outputs at return from the overload protective state remain as set before the overload protective input was driven active.		


6	RTPWM	Return by PWM sync	When this bit is set to 1, the motor control circuit is returned from overload protective state by PWM sync. If RTCL is set to 1, RTCL has priority.
5	RTTM1	Return by timer sync	When this bit is set to 1, the motor control circuit is returned from overload protective state by Timer 1 sync. If RTCL is set to 1, RTCL has priority.
4	CLST	Overload protective state	The status of overload protection can be known by reading this bit.
3, 2	CLMD	Select output disabled phases during overload pro- tection	Select the phases to be disabled against output during overload protection. This facility allows selecting to disable no phases, all phases, PWM phases, or all upper phases/all lower phases.
1	CNTST	Stop counter during overload protection	Can stop the PWM counter during overload protection.
0	CLEN	Enable/Disable overload pro- tection	Enable or disable the overload protective function.

EMGCRA

Emoorar			
7 to 4	CLCNT	Overload protection sampling time	Set the length of time the overload protective input port is sampled.
2	EMGST	EMG protective state	The status of EMG protection can be known by reading this bit.
1	RTE	Return from EMG protective state	The motor control circuit is returned from EMG protective state by setting this bit to "1". When returning, set the MDOUT Register A to 0 bits to "0". Then set the EMGCRA Register bit 1 to "1" and set MDOUT waveform output. Then set up the MDCRA Register.
0	EMGEN	Enable/Disable EMG protec- tive circuit	The EMG protective circuit is activated by setting this bit to 1. This circuit initially is enabled. (To disable this circuit, make sure key code 5AH and A5H are written to the EMGREL1 Register beforehand.)

rotective	e Circu	it Register	s [Addro	esses (F	PMD1)]					
EMGREL	7	6	5	4	3	2	1	0		
(01FBFH)	D7	D6	D5	D4	D3	D2	D1	D0	(Initial value: 0000 0000)	
									<u>.</u>	
	7 to 0	EMGREL	EMG dis	able		Can disa	able by writir	ng 5AH and	then A5H. V	
Note:		nodify-write in r is write only		s, such as	s a bit ma	nipulation	instructior	n, cannot a	access the EMGREL register because	
EMGCRB	7	6	5	4	3	2	1	0		
(01FB1H)	RTCL	. RTPWM	RTTM1	CLST	CL	.MD	CNTST	CLEN	(Initial value: 0000 0000)	
_							(
	7	RTCL	Return free state	rom overloa e	d protec-	0: No op 1: Retur	eration A	ctive state	v	
	6	RTPWM		Disable retu I protective nc		0: Disable 1: Enable				
5 RTTM1 Enable/Disable return from overload protective state by timer 1 0; Disable						R				
	4	CLST	Overload	d protective	state	0: No operation 1: Under protection				
	3, 2	CLMD		Select output disabled phases during overload protection			00: No phases disabled against output o1: All phases disabled against output 10: PWM phases disabled against output 11: All upper/All lower phases disabled against output (Note)			
	1	CNTST	Stop PW load pro	/M counter of tection	during over		t stop he counter		R	
F	0	CLEN	Enable/[tective c	Disable over	rload pro-	0: Disable 1: Enable				

Note: If during overload protection the port output state in two or more upper phases is on, all lower phases are disabled and all upper phases are enabled for output; when two or more lower phases are on, all upper phases are disabled and all lower phases are enabled for output.




\langle	7 to 4	CLCNT	Overload protection sampling number of times.	$2^2/\text{fc} \times n$ (n = 1 to 15, $~0$ and 1 are set as 1 at 20 MHz)	R/W
$\langle \langle \langle \rangle$	2	EMGST	EMG protective state	0: No operation 1: Under protection	R
		RTE	Return from EMG state	0: No operation 1: Return from protective state (Note 1)	w
	0	EMGEN	Enable/Disable EMG protective circuit	0: Disable 1: Enable	R/W

Note 1: An instruction specifying a return from the EMG state is invalid if the EMG input is "L".

Note 2: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the EMGCRB or EMGCRA register because these registers contain write-only bits.

12.6 Electrical Angle Timer and Waveform Arithmetic Circuit

Electrical Angle Timer



12.6.1 Electrical Angle Timer and Waveform Arithmetic Circuit

The Electrical Angle Timer finishes counting upon reaching the value set by the Period Set Register (EDSET). The Electrical Angle Timer counts 360 degrees of electrical angle in the range of 0 to 383 (17FH) and is cleared to 0 upon reaching 383. In this way, it is possible to obtain the electrical angle of the frequency proportional to the value set by the Period Set Register. The period with which to count up can be corrected by using the Period Correction Register, allowing for fine adjustment of the frequency. The electrical angles counted by the Electrical Angle Timer are presented to the Waveform Arithmetic Circuit. An electrical angle timer interrupt signal is generated each time the Electrical Angle Timer finishes counting.

The Waveform Arithmetic Circuit has a sine wave data table, which is used to extract sine wave data based on the electrical angle data received from the Electrical Angle Timer. This sine wave data is multiplied by the value of the Voltage Amplitude Register. For 2-phase modulation, the product obtained by this multiplication is presented to the waveform synthesis circuit. For 3-phase modulation, waveform data is further calculated based on the product of multiplication and the electrical angle data and the value of the PWM Period Register. The calculation is performed each time the Electrical Angle Timer finishes counting or when a value is set in the Electrical Angle Register, and the calculation results consisting of the U phase, the V phase (+120 degrees), and the W phase (+240 degrees) are sequentially presented to the PWM waveform output circuit. The sine wave data table is stored in the RAM and requires initialization.

- To correct the period, set the number of times 'n' to be corrected in the Period Correction Register (EDSET Register F to C bits). The period is corrected by adding 1 to electrical angle counts 16 for 'n' times. For example, when a value 3 is set in the Period Correction Register, the period for 13 times out of electrical angle counts 16 is the value "mH" set in the Period Set Register, and that for 3 times is "m + 1H". (Correction is made almost at equal intervals.)
- Because the electrical angle counter (ELDEG) can be accessed even while the Electrical Angle Timer is operating, the electrical angles can be corrected during operation.
- The Electrical Angle Capture EDCAP captures the electrical angle value from the Electrical Angle Counter at the time the position is detected.
- When the waveform calculation function is enabled, waveform calculation is performed each time the electrical angle counter (ELDEG) are accessed for write or the Electrical Angle Timer finishes counting.
- The calculation is performed in 35 machine cycle of execution time, or 7 μs (at 20 MHz).
- When transfer of calculation result to the CMP Registers is enabled (EDCRA<RWREN>), the calculation results are transferred to the CMPU to W Registers. (This applies only when the waveform calculation function is enabled with the EDCRA<CALCEN>.) The CMPU to W Registers are disabled against write while the transfer remains enabled. The calculation results can be read from the CMPU to W Registers while the waveform calculation function remains enabled.
- The calculated results can be modified and the modified data can be set in the CMPU to W Registers in software. This makes it possible to output any desired waveform other than sine waves.
- If a transfer (EDCRA register bit 2) of the calculated results to the CMP register is disabled, readaccessing the CMPU to W registers can read the calculated results. (Before read-accessing these registers, make sure that the calculation is completed.)
- To initialize the entire RAM data of the sine wave data table, set the addresses at which to set, sequentially from 000H to 17FH, in the ELDEG Register, and write waveform data to the WFMDR Register each time. Make sure the Waveform Arithmetic Circuit is disabled when writing this data.
- Note 1: The value set in the Period Set Register (EDSET Register EDT bits) must be equal to or greater than 010H. Any value smaller than this is assumed to be 010H.
- Note 2: The sine wave data that is read consists of the U phase, the V phase whose electrical angle is +120 degrees relative to the U phase, and the W phase whose electrical angle is +240 degrees relative to the U phase.
- Note 3: If a period corresponding to an electrical angle of one degree is shorter than the required calculation time, the previously calculated results are used.

12.6.1.1 Functions of the Electrical Angle Timer and Waveform Arithmetic Circuit Registers


EDCRB			
3	CALCST	Start calculation by software	Forcefully start calculation. When this bit is written while the waveform arithmetic circuit is calculating, the calculation is terminated and then newly started.
2	CALCBSY	Calculation flag	By reading this bit, the operation status of the waveform arithmetic circuit can be obtained.
1	EDCALEN	Enable/disable calculation start synchronized with elec- trical angle	Select whether to start calculation when the electrical angle timer finishes counting or when a value is set in the electrical angle register. When disabled, calculation is only started when CALCST is set to 1.
0	EDISEL	Electrical angle interrupt	Set the electrical angle interrupt signal request timing to either when the electrical angle timer finishes counting or upon end of calculation.

	EDCDA

7	EDCNT	Electrical angle count up/ down	Set whether the electrical angle timer counts up or down.
6	EDRV	Select V-, W-phase	Select phase direction of V-phase and W-phase in relation to U-phase.
5, 4	EDCK	Select clock	Select the clock for the electrical angle timer. This setting can be altered even while the electrical angle timer is operating.
3	C2PEN	Switch between 2-phase and 3-phase modulations	$ \begin{array}{llllllllllllllllllllllllllllllllllll$
2	RWREN	Auto transfer calculation results to CPM registers	Enable/disable transfer of calculation results by the waveform arithmetic circuit. When th waveform calculation function is enabled while at the same time transfer is enabled, cal culation results are set as U, V, and W-phase duty cycles of the PWM generation circuit and are reflected in the ports.
1	CALCEN	Enable/disable waveform cal- culation function	Enable/disable the waveform calculation function. Calculations are performed by the waveform arithmetic circuit by enabling the waveform calculation function. When the waveform calculation function is enabled, the calculated results can be read from the U, V and W-phase compare registers (CMPU, V, W) of the PWM generation circuit.
0	EDTEN	Electrical angle timer	Enable/disable the electrical angle timer. When enabled, the electrical angle timer starts counting; when disabled, the electrical angle timer stops counting and is cleared to 0.

EDSET							
F to C	o C EDTH Correct electrical angle period		Correct the period by adding 1 to electrical angle counts 16 for "n" times. The timer cou the electrical angle period set value "m" for $(16 - n)$ times and counts $(m + 1)$ for "n" times (m + 1) f				
B to 0	EDT	Electrical angle period	Set the electrical angle period.				
	(\bigcirc)						
ELDE	G Electric	al angle	Read the electrical angle. This register can also be set to initialize or correct the angle while counting. Any value greater than 17FH cannot be set.				
		$(\land ())$					
AMP	Set volt	tage amplitude	Set the voltage amplitude. The waveform arithmetic circuit multiplies the data set here by the sine wave data read out from the sine wave RAM. The amplitude has its upper limit determined by the set value of the MDPRD register when performing this multiplication.				
EDCA	P Capture	e electrical angle	Capture the value from the electrical angle timer when the position is detected.				
WFMD	DR Set sind	e wave data	To initialize the entire RAM data of the sine wave table, set the addresses at which to set, sequentially from 000H to 17FH, in the ELDEG register, and write waveform data to the WFMDR register each time. Make sure the waveform arithmetic circuit is disabled when writing this data.				

Typical Settings of Sine Wave Data



List of the Electrical Angle Timer and Waveform Arithmetic Circuit Registers [Addresses (PMD1)]

EDCRB	7	6	5	4	3	2	1	0	
(01FC1H)	-	-	-	-	CALCST	CALCBSY	EDCALEN	EDISEL	(Initial value: **** 0000)


3	CALCST	Start calculation by software	0: No operation 1: Start calculation	w
2	CALCBSY	Calculation flag	0: Waveform Arithmetic Circuit stopped 1: Waveform Arithmetic Circuit calculating	R
1	EDCALEN	Enable/disable calculation start synchronized with electrical angle	0: Start calculation insync with electrical angle 1: Do notcalculation insync with electrical angle	R/W
0	EDISEL	Electrical angle interrupt	0: Interrupt when the Electrical Angle Timer finishes counting 1: Interrupt upon end of calculation	

Note: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the EDCRB register because this register is write only.

EDCRA	7	6	5	4	3	2		0	\diamond
(01FC0H)	EDCNT	EDRV	ED	СК	C2PEN	RWREN	CALCEN	EDTEN	(Initial value: 0000 0000)

7	EDCNT	Electrical angle count up/down	0: Count up 1: Count down	
6	EDRV	Select V-, W-phase	0: V = U + 120°, W = U + 240° 1: V = U − 120°, W = U − 240°	
5, 4	EDCK	Select clock	00: fc/2 ³ (400 ns at 20 MHz) 01: fc/2 ⁴ (800 ns at 20 MHz) 10: fc/2 ⁵ (1.6 μs at 20 MHz) 11: fc/2 ⁶ (3.2 μs at 20 MHz)	R/W
3	C2PEN	Switch between 2-/3-phase modulations	0: 2-phase modulation 1: 3-phase modulation	
2	RWREN	Transfer calculation result to CMP registers	0: Disable 1: Enable	
1	CALC	Enable/disable waveform cal- culation function	0: Disable 1: Enable	
0	EDTEN	Electrical angleEnable/disable mode timer	0: Disable 1: Enable	

Note: When changing the EDCRA<EDCK> setting, keep the EDCRA<EDTEN> bit reset "0" (Disable electrical angle timer).



Note: Read-modify-write instructions, such as a bit manipulation instruction, cannot access the WFMDR register because this register is write only.

Page 131

12.6.1.2 List of PMD Related Control Registers

(1) Input/output Pins and Input/output Control Registers

PMD1 Input/Output Pins (P3, P4) and Port Input/Output Control Registers (P3CR, P4CR)

Name	Address	Bit	R or W	Description
	00003H	7	R/W	Overload protection (CL1)
P3DR		6	R/W	EMG input (EMG1)
		5 to 0	R/W	U1/V1/W1/X1/Y1/Z1 outputs.
P4DR	00004H	2 to 0	R/W	Position signal inputs (PDU1, PDV1, PDW1).
P3CR	01F89H	7 to 0	R/W	P3 port input/output control (can be set bitwise). 0: Input mode 1: Output mode
P4CR	01F8AH	2, 1, 0	R/W	P0 port input/output control (can be set bitwise). 0: Input mode 1: Output mode

Note: When using these pins as PMD function or input port, set the Output Latch (P*DR) to 1.

Example of the PMD Pin Port Setting

			> //	\sim	
	Input/Output	P3DR	P3CR	P4DR	P4CR
CL1	Input		0		-
EMG1	Input		0		-
U1	Output	1	1	-	-
PDU1	Input	J) -		*	0
				7	

(2) Motor Control Circuit Control Registers [Address : PMD1]

Position Detection Control Register (PDCR) and Sampling Delay Register (SDREG)

Name	Address	Bit	R or W	Description
	01FA2H	5, 4	R	Detect the position-detected position. 00: Within the current pulse 01: When PWM is off 10: Within the current pulse 11: Within the preceding pulse
PDCRC		3	R	Monitor the sampling status. 0: Sampling idle 1: Sampling in progress
		2 to 0	R	Holds the status of the position signal input during unmatch detection mode. Bits 2, 1, and 0: W, V, and U phases
		7, 6	R/W	Select the sampling input clock [Hz]. 00: fc/2 ² 01: fc/2 ³ 10: fc/2 ⁴ 11: fc/2 ⁵
PDCRB	01FA1H	5, 4	R/W	Sampling mode. 00: When PWM is on 01: Regularly 10: When lower phases are turned on
		3 to 0	R/W	Detection position match counts 1 to 15.
	01FAOH	7	W	0: No operation 1: Stop sampling in software
		6	W	0: No operation 1: Start sampling in software
		5	R/W	Stop sampling using Timer 3. 0: Disable 1: Enable
		4	R/W	Start sampling using Timer 2. 0: Disable 1: Enable
PDCRA		3	R/W	Number of position signal input pins. 0: Compare three pins (PDU/PDV/PDW) 1: Compare one pin (PDU) only
<		2	RAW	Count occurrences of matching when PWM is on. 0: Subsequent to matching counts when PWM previously was on 1: Eecount occurrences of matching each time PWM is on
			R/W	Position detection mode. 0: Ordinary mode 1: Unmatch detection mode
		0	R/W	Enable/Disable position detection function. 0: Disable 1: Enable (Sampling starts)
SDREG	01FA3H	6 to 0	R/W	Sampling delay. $2^3/\text{fc} \times n \text{ bits } (n = 0 \text{ to } 6, \text{ maximum } 50.8 \ \mu\text{s at } 20 \text{ MHz}).$

Name	Address	Bit	R or W	Description				
		7	R/W	Debug output. 0: Disable 1: Enable (P67 for PMD1)				
		5 R Mode timer overflow. 0: No overflow 1: Overflowed occurred						
MTCRB	01FA5H	3	R/W	Capture mode timer by overload protection. 0: Disable 1: Enable				
		2	W	Capture mode timer by software. 0: No operation 1: Capture				
		1	R/W	Capture mode timer by position detection. 0: Disable 1: Enable				
		7, 6, 5	R/W	Select clock for mode timer [Hz]. 000: fc/2 ³ (400 ns at 20 MHz) 010: fc/2 ⁴ (800 ns at 20 MHz) 100: fc/2 ⁵ (1.6 μs at 20 MHz) 110: fc/2 ⁶ (3.2 μs at 20 MHz) 001: fc/2 ⁷ (6.4 μs at 20 MHz)				
	01FA4H	(011: Reserved 101: Reserved 111: Reserved				
MTCRA		4	R/W	Reset timer by Timer 3. 0: Disable 1: Enable				
		3	R/W	Reset timer by overload protection. 0: Disable 1: Enable				
		2	~w	Reset timer by software. 0: No operation 1: Reset				
		1	R/W	Reset timer by position detection. 0: Disable 1: Enable				
		0	R/W	Enable/Disable mode timer. 0: Disable 1: Enable (timer starts)				
MCAP	01FA7H, 01FA6H	F to 0	R	Mode capture register.				
CMP1	01FA9H, 01FA8H	F to 0	R/W	Compare Register 1.				
CMP2	01FABH, 01FAAH	F-to 0	R/W	Compare Register 2.				
CMP3	01FADH, 01FACH	F to 0	R/W	Compare Register 3.				

Mode Timer Control Register (MTCR), Mode Capture Register (MCAP), and Compare Registers (CMP1, CMP2, CMP3)

Name	Address	Bit	R or W	Description		
MDCRB	01FAFH	1, 0	R/W	Select clock for PWM counter. 00: fc/2 (100 ns at 20 MHz) 01: fc/2 ² (200 ns at 20 MHz) 10: fc/2 ³ (400 ns at 20 MHz) 11: fc/2 ⁴ (800 ns at 20 MHz)		
		7 R/W Select half-period interrupt 7 R/W 0: Interrupt every period as specified in PINT. 1: Interrupt every half-period only PINT=00. 1:				
		6	R/W	DUTY mode. 0: U phase in common 1: Three phases independent		
		5	R/W	Upper-phase port polarity. 0: Active low 1: Active high		
MDCRA	01FAEH	4	R/W	Lower-phase port polarity. 0: Active low 1: Active high		
		3, 2	R/W	Select PWM interrupt (trigger). 00: Interrupt once every period 01: Interrupt once 2 periods 10: Interrupt once 4 periods 11: Interrupt once 8 periods		
		1	R/W	PWM mode. 0: PWM mode0 (edge: sawtooth wave) 1: PWM mode1 (center: triangular wave)		
		0	R/W	Enable/disable waveform synthesis function. 0: Disable 1: Enable (waveform output)		
DTR	01FBEH	5 to 0	R/W	Set dead time, 2^3 /fc × 6bit (maximum 25.2 μs at 20 MHz).		
		75	R	0: Count up 1: Count down		
		E, D, C	R/W	Comparison register for position detection. 6: W 5: V 4: U		
<		в	R/W	Select PWM synchronization. 0: Asynchronous with PWM period 1: Synchronized		
		A	R/W	W-phase PWM output. 0: H/L level output 1: PWM waveform output		
MDOUT	01FB3H, 01FB2H	9	R/W	V-phase PWM output. 0: H/L level output 1: PWM waveform output		
		8	R/W	U-phase PWM output. 0: H/L level output 1: PWM waveform output		
		7, 6	R/W	Select port output synchronizing signal. 00: Asynchronous 01: Synchronized to position detection 10: Synchronized to Timer 1 11: Synchronized to Timer 2		
		5, 4	R/W	Control W-phase output		
		3, 2	R/W	Control V-phase output		
		1, 0	R/W	Control U-phase output		

PMD Control Register (MDCR), Dead Time Register (DTR), and PMD Output Register (MDOUT)

PWM Counter (MDCNT), PMD Period Register (MDPRD), and PMD Compare Registers (CMPU, CMPV, CMPV)

Name	Address	Bit	R or W	Description
MDCNT	01FB5H, 01FB4H	B to 0	R	Read the PWM period counter value.
MDPRD	01FB7H, 01FB6H	B to 0	R/W	PWM period MDPRD ≥ 010H.
CMPU	01FB9H, 01FB8H	B to 0	R/W	Set U-phase PWM duty cycle.
CMPV	01FBBH, 01FBAH	B to 0	R/W	Set V-phase PWM duty cycle.
CMPW	01FBDH, 01FBCH	B to 0	R/W	Set W-phase PWM duty cycle.

EMG Disable Code Register (EMGREL) and EMG Control Register (EMGCR)

Name	Address	Bit	R or W	Description
EMGREL	01FBFH	7 to 0	W	Code input for disable EMG protection circuit. Can be disable by writing 5AH and then A5H.
		7	W	Return from overload protective state. 0: No operation 1: Return from protective state
		6	R/W	Condition for refurning from overload protective state: Synchronized to PWM. 0: Disable 1: Enable
		5	R/W	Enable/Disable return from overload protective state by timer 1. 0: Disable 1: Enable
EMGCRB	01FB1H	4	R	Overload protective state. 0: No operation 1: Under protection
		3, 2	R/W	Select output disabled phases during overload protection. 00: No phases disabled against output 01: All phases disabled against output 10: PWM phases disabled against output 11: All upper/All lower phases disabled against output
<		1	R/W	Stop PWM counter (MDCNT) during overload protection. 0: Do not stop 1: Stop
		0	R/W	Enable/Disable overload protective circuit. 0: Disable 1: Enable
	>	7 to 4	R/W	Overload protection sampling time. $2^2/fc \times n (n = 1 \text{ to } 15, \text{ at } 20 \text{ MHz})$
		2	R	EMG protective state. 0: No operation 1: Under protection
EMGCRA	01FB0H	1	W	Return from EMG protective state. 0: No operation 1: Return from protective state
		0	R/W	Enable/Disable fanction of the EMG protective circuit. 0: Disable 1: Enable (This circuit initially is enabled (= 1). To disable this circuit, make sure key code 5AH and A5H are written to the EMGREL1 Register before- hand.)

Electrical Angle Control Register (EDCR), Electrical Angle Period Register (EDSET), Electrical Angle Set Register (ELDEG), Voltage Set Register (AMP), and Electrical Angle Capture Register (EDCAP).

Name	Address	Bit	R or W	Description			
		3	W	0: No operation 1: Start calculation			
EDCRB	01FC1H	2	2 R 0: Waveform Arithmetic Circuit stopped 1: Waveform Arithmetic Circuit calculatin				
		1	R/W	0: Start calculation insync with electrical angle 1: Do not calculation insync with electrical angle			
		0	R/W	0: Interrupt when the Electrical Angle Timer finishes counting 1: Interrupt upon end of calculation			
		7	R/W	0: Count up 1: Count down			
		6	R/W	0: V = U + 120°, W = U + 240° 1: V = U - 120°, W = U - 240°			
		5, 4	R/W	Select clock. 00: fc/2 ³ 01: fc/2 ⁴ 10: fc/2 ⁵ 11: fc/2 ⁶			
EDCRA	01FC0H	3	R/W	Switch between 2/3-phase modulations. 0: Two-phase modulation 1: Three-phase modulation			
		2	R/W	Transfer calculation result to CMP registers. 0: Disable 1: Enable			
		1	R/W	Enable/disable waveform calculation function. 0: Disable 1: Enable			
		0	R/W	Electrical angle timer. 0: Disable 1: Enable			
EDSET	01FC3H, 01FC2H	F to C	R/W	Correct period (n) 0 to 15 times.			
2002.		B to 0	R/W	Set period (1/m counter) ≥ 010H			
ELDEG	01FC5H, 01FC4H	8 to 0	RAW	Initially set and count values of electrical angle.			
AMP	01FC7H, 01FC6H	B to 0	R/W	Set voltage used during waveform calculation.			
EDCAP	01FC9H, 01FC8H	8 to 0	R	Electrical angle timer value when position is detected.			
WFMDR	01FCAH	7 to 0	W	Set sine wave data.			


13. Asynchronous Serial interface (UART)

The TMP88PH41NG has a asynchronous serial interface (UART).

It can connect the peripheral circuits through TXD and RXD pin. TXD and RXD pin are also used as the general port. For TXD pin, the corresponding general port should be set output mode (Set its output control register to "1" after its output port latch to "1"). For RXD pin, should be set input mode.


This UART and SIO can not use simultaneously because their input/output ports are common.

13.1 Configuration



13.2 Control

UART is controlled by the UART Control Registers (UARTCRA, UARTCRB). The operating status can be monitored using the UART status register (UARTSR).



Note 1: When operations are disabled by setting UARTCRA<TXE and RXE> bits to "0", the setting becomes valid when data transmit or receive complete. When the transmit data is stored in the transmit data buffer, the data are not transmitted. Even if data transmit is enabled, until new data are written to the transmit data buffer, the current data are not transmitted.

Note 2: The transmit clock and the parity are common to transmit and receive.

Note 3: UARTCRA<RXE> and UARTCRA<TXE> should be set to "0" before UARTCRA<BRG> is changed.

Note 4: In case fc = 20MHz, the timer counter 4 (TC4) is available as a baud rate generator.

UART Cont	rol Regis	ter2		
UARTCRB (01F92H)	7	6 5 4 3	2 1 0 RXDNC STOPBR (Initial value: **** *000)	
\sim	RXDNC	Selection of RXD input noise	 00: No noise rejection (Hysteresis input) 01: Rejects pulses shorter than 31/fc [s] as noise 	
		rejectio time	10: Rejects pulses shorter than 63/fc [s] as noise11: Rejects pulses shorter than 127/fc [s] as noise	Write only
	STOPBR	Receive stop bit length	0: 1 bit 1: 2 bits	

Note: When UARTCRB<RXDNC> = "01", pulses longer than 96/fc [s] are always regarded as signals; when UART-CRB<RXDNC> = "10", longer than 192/fc [s]; and when UARTCRB<RXDNC> = "11", longer than 384/fc [s].


UART Status Register

UARTSR	7	6	5	4	3	2	1	0	
(01F91H)	PERR	FERR	OERR	RBFL	TEND	TBEP			(Initial value: 0000 11**)

PERR	Parity error flag	0: No parity error 1: Parity error	
FERR	Framing error flag	0: No framing error 1: Framing error	
OERR	Overrun error flag	0: No overrun error 1: Overrun error	Read
RBFL	Receive data buffer full flag	0: Receive data buffer empty 1: Receive data buffer full	only
TEND	Transmit end flag	0: On transmitting 1: Transmit end	
TBEP	Transmit data buffer empty flag	0: Transmit data buffer full (Transmit data writing is finished)1: Transmit data buffer empty	


Note: When an INTTXD is generated, TBEP flag is set to "1" automatically.

UART Receive Data Buffer



13.3 Transfer Data Format

In UART, an one-bit start bit (Low level), stop bit (Bit length selectable at high level, by UARTCRA<STBT>), and parity (Select parity in UARTCRA<PE>; even- or odd-numbered parity by UARTCRA<EVEN>) are added to the transfer data. The transfer data formats are shown as follows.



13.4 Transfer Rate

The baud rate of UART is set of UARTCRA<BRG>. The example of the baud rate are shown as follows.

BRG	Sour	rce Clock
ВКО	16 MHz	8 MHz
000	76800 [baud]	38400 [baud]
001	38400	19200
010	19200	9600
011	9600	4800
100	4800	2400
101	2400	1200

Table 13-1 Transfer Rate (Example)


When INTTC4 is used as the UART transfer rate (when UARTCRA<BRG> = "110"), the transfer clock and transfer rate are determined as follows:

Transfer clock [Hz] = TC4 source clock [Hz] / TC4DR setting value

Transfer Rate [baud] = Transfer clock [Hz] / 16

13.5 Data Sampling Method

The UART receiver keeps sampling input using the clock selected by UARTCRA<BRG> until a start bit is detected in RXD pin input. RT clock starts detecting "L" level of the RXD pin. Once a start bit is detected, the start bit, data bits, stop bit(s), and parity bit are sampled at three times of RT7, RT8, and RT9 during one receiver clock interval (RT clock). (RT0 is the position where the bit supposedly starts.) Bit is determined according to majority rule (The data are the same twice or more out of three samplings).



(b) With noise rejection circuit

Figure 13-4 Data Sampling Method

13.6 STOP Bit Length

Select a transmit stop bit length (1 bit or 2 bits) by UARTCRA<STBT>.

13.7 Parity

Set parity / no parity by UARTCRA<PE> and set parity type (Odd- or Even-numbered) by UARTCRA<EVEN>.

13.8 Transmit/Receive Operation

13.8.1 Data Transmit Operation

Set UARTCRA<TXE> to "1". Read UARTSR to check UARTSR<TBEP> = "1", then write data in TDBUF (Transmit data buffer). Writing data in TDBUF zero-clears UARTSR<TBEP>, transfers the data to the transmit shift register and the data are sequentially output from the TXD pin. The data output include a one-bit start bit, stop bits whose number is specified in UARTCRA<STBT> and a parity bit if parity addition is specified. Select the data transfer baud rate using UARTCRA<BRG>. When data transmit starts, transmit buffer empty flag UARTSR<TBEP> is set to "1" and an INTTXD interrupt is generated.

While UARTCRA<TXE> = "0" and from when "1" is written to UARTCRA<TXE> to when send data are written to TDBUF, the TXD pin is fixed at high level.

When transmitting data, first read UARTSR, then write data in TDBUF. Otherwise, UARTSR<TBEP> is not zero-cleared and transmit does not start.

13.8.2 Data Receive Operation

Set UARTCRA<RXE> to "1". When data are received via the RXD pin, the receive data are transferred to RDBUF (Receive data buffer). At this time, the data transmitted includes a start bit and stop bit(s) and a parity bit if parity addition is specified. When stop bit(s) are received, data only are extracted and transferred to RDBUF (Receive data buffer). Then the receive buffer full flag UARTSR<RBFL> is set and an INTRXD interrupt is generated. Select the data transfer baud rate using UARTCRA<BRG>.


If an overrun error (OERR) occurs when data are received, the data are not transferred to RDBUF (Receive data buffer) but discarded; data in the RDBUF are not affected.

Note: When a receive operation is disabled by setting UARTCRA<RXE> bit to "0", the setting becomes valid when data receive is completed. However, if a framing error occurs in data receive, the receive-disabling setting may not become valid. If a framing error occurs, be sure to perform a re-receive operation.

13.9 Status Flag

13.9.1 Parity Error

When parity determined using the receive data bits differs from the received parity bit, the parity error flag UARTSR<PERR> is set to "1". The UARTSR<PERR> is cleared to "0" when the RDBUF is read after reading the UARTSR.



13.9.3 Overrun Error

When all bits in the next data are received while unread data are still in RDBUF, overrun error flag UARTSR<OERR> is set to "1". In this case, the receive data is discarded; data in RDBUF are not affected. The UARTSR<OERR> is cleared to "0" when the RDBUF is read after reading the UARTSR.

"1". The


UARTSR <rbfl></rbfl>	
RXD pin	Final bit Stop
Shift register	xxx0** xxxx0* 1xxxx0
RDBUF	уууу
UARTSR <oerr></oerr>	After reading UARTSR then RDBUF clears OERR.
INTRXD interrupt	
Note: Receive oper	Figure 13-7 Generation of Overrun Error
13.9.4 Receive Data	Buffer Full
	eived data in RDBUF sets receive data buffer full flag UARTSR <rbfl> to is cleared to "0" when the RDBUF is read after reading the UARTSR.</rbfl>
RXD pin	Final-bit Stop

Shift register xxx0* xxxx0* 1xxxx0 RDBUF yyyy UARTSR<RBFL> INTRXD interrupt Figure 13-8 Generation of Receive Data Buffer Full

Note: If the overrun error flag UARTSR<OERR> is set during the period between reading the UARTSR and reading the RDBUF, it cannot be cleared by only reading the RDBUF. Therefore, after reading the RDBUF, read the UARTSR again to check whether or not the overrun error flag which should have been cleared still remains set.

13.9.5 Transmit Data Buffer Empty

When no data is in the transmit buffer TDBUF, that is, when data in TDBUF are transferred to the transmit shift register and data transmit starts, transmit data buffer empty flag UARTSR<TBEP> is set to "1". The UARTSR<TBEP> is cleared to "0" when the TDBUF is written after reading the UARTSR.





13.9.6 Transmit End Flag

When data are transmitted and no data is in TDBUF (UARTSR<TBEP> = "1"), transmit end flag UARTSR<TEND> is set to "1". The UARTSR<TEND> is cleared to "0" when the data transmit is stated after writing the TDBUF.




Figure 13-10 Generation of Transmit End Flag and Transmit Data Buffer Empty


14. Synchronous Serial Interface (SIO)

The TMP88PH41NG has a clocked-synchronous 8-bit serial interface. Serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data.

Serial interface is connected to outside peripherl devices via SO, SI, SCK port.

This SIO and UART can not use simultaneously because their input/output ports are common.

14.1 Configuration




14.2 Control

The serial interface is controlled by SIO control registers (SIOCR1/SIOCR2). The serial interface status can be determined by reading SIO status register (SIOSR).

The transmit and receive data buffer is controlled by the SIOCR2<BUF>. The data buffer is assigned to address 01F98H to 01F9FH for SIO in the DBR area, and can continuously transfer up to 8 words (bytes or nibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO) is generated.


When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with SIOCR2<WAIT>.



Note 1: fc; High-frequency clock [Hz]

Note 2: Set SIOCR1<SIOS> to "0" and SIOCR1<SIOINH> to "1" when setting the transfer mode or serial clock. Note 3: SIOCR1 is write-only register, which cannot access any of in read-modify-write instruction such as bit operate, etc.

SIO Control Register 2



		Always	s sets "00" except 8-bit transmit / receive mode.	
		00:	T _f = T _D (Non wait)	
WAIT	Wait control	01:	$T_f = 2T_D(Wait)$	
		10:	$T_f = 4T_D(Wait)$	
		11:	T _f = 8T _D (Wait)	
	Number of transfer words (Buffer address in use)	000:	1 word transfer 01F98H	Write
		001:	2 words transfer 01F98H ~ 01F99H	only
		010:	3 words transfer 01F98H ~ 01F9AH	
BUF		011:	4 words transfer 01F98H ~ 01F9BH	
BUF		100:	5 words transfer 01F98H ~ 01F9CH	
		101:	6 words transfer 01F98H ~ 01F9DH	
		110:	7 words transfer 01F98H ~ 01F9EH	
		111:	8 words transfer 01F98H ~ 01F9FH	

Note 1: The lower 4 bits of each buffer are used during 4-bit transfers. Zeros (0) are stored to the upper 4bits when receiving.


Note 2: Transmitting starts at the lowest address. Received data are also stored starting from the lowest address to the highest address. (The first buffer address transmitted is 01F98H).

Note 3: The value to be loaded to BUF is held after transfer is completed.

Note 4: SIOCR2 must be set when the serial interface is stopped (SIOF = 0).

Note 5: *: Don't care

Note 6: SIOCR2 is write-only register, which cannot access any of in read-modify-write instruction such as bit operate, etc. Note 7: T_f; Frame time, T_D; Data transfer time



Note 1: After SIOCR1<SIOS> is cleared to "0", SIOSR<SIOF> is cleared to "0" at the termination of transfer or the setting of SIOCR1<SIOINH> to "1".

14.3 Serial clock


14.3.1 Clock source

Internal clock or external clock for the source clock is selected by SIOCR1<SCK>.

14.3.1.1 Internal clock

Any of six frequencies can be selected. The serial clock is output to the outside on the SCK pin. The SCK pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.



14.3.1.2 External clock

An external clock connected to the $\overline{\text{SCK}}$ pin is used as the serial clock. In this case, the $\overline{\text{SCK}}$ (P43) port should be set to input mode. To ensure shifting, a pulse width of more than 2^4 /fc is required. This pulse is needed for the shift operation to execute certainly. Actually, there is necessary processing time for interrupting, writing, and reading. The minimum pulse is determined by setting the mode and the program.




Figure 14-4 External clock pulse width

14.3.2 Shift edge


The leading edge is used to transmit, and the trailing edge is used to receive.

14.3.2.1 Leading edge

Transmitted data are shifted on the leading edge of the serial clock (falling edge of the \overline{SCK} pin input/output).

14.3.2.2 Trailing edge

Received data are shifted on the trailing edge of the serial clock (rising edge of the SCK pin input/output).




14.4 Number of bits to transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving. The data is transferred in sequence starting at the least significant bit (LSB).

14.5 Number of words to transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred can be selected by SIOCR2<BUF>.

An INTSIO interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change. The number of words can be changed during automatic-wait operation of an internal clock. In this case, the serial interface is not required to be stopped.



14.6 Transfer Mode

SIOCR1<SIOM> is used to select the transmit, receive, or transmit/receive mode.

14.6.1 4-bit and 8-bit transfer modes

In these modes, firstly set the SIO control register to the transmit mode, and then write first transmit data (number of transfer words to be transferred) to the data buffer registers (DBR).

After the data are written, the transmission is started by setting SIOCR1<SIOS> to "1". The data are then output sequentially to the SO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO (Buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the SIOCR2<BUF> has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note: Automatic waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications. For example, when 3 words are transmitted, do not use the DBR of the remained 5 words.

When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

The transmission is ended by clearing SIOCR1<SIOS> to "0" or setting SIOCR1<SIOINH> to "1" in buffer empty interrupt service program.

SIOCR1<SIOS> is cleared, the operation will end after all bits of words are transmitted.

That the transmission has ended can be determined from the status of SIOSR<SIOF> because SIOSR<SIOF> is cleared to "0" when a transfer is completed.

When SIOCR1<SIOINH> is set, the transmission is immediately ended and SIOSR<SIOF> is cleared to "0".

When an external clock is used, it is also necessary to clear SIOCR1<SIOS> to "0" before shifting the next data; If SIOCR1<SIOS> is not cleared before shift out, dummy data will be transmitted and the operation will end.

If it is necessary to change the number of words, SIOCR1<SIOS> should be cleared to "0", then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to "0".




Figure 14-8 Transfer Mode (Example: 8bit, 1word transfer, External clock)




Figure 14-9 Transmiiied Data Hold Time at End of Transfer

14.6.2 4-bit and 8-bit receive modes

After setting the control registers to the receive mode, set SIOCR1<SIOS> to "1" to enable receiving. The data are then transferred to the shift register via the SI pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the SIOCR2<BUF> has been received, an INTSIO (Buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note: Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.

The receiving is ended by clearing SIOCR1<SIOS> to "0" or setting SIOCR1<SIOINH> to "1" in buffer full interrupt service program.

When SIOCR1<SIOS> is cleared, the current data are transferred to the buffer. After SIOCR1<SIOS> cleared, the receiving is ended at the time that the final bit of the data has been received. That the receiving has ended can be determined from the status of SIOSR<SIOF>. SIOSR<SIOF> is cleared to "0" when the receiving is ended. After confirmed the receiving termination, the final receiving data is read. When SIOCR1<SIOINH> is set, the receiving is immediately ended and SIOSR<SIOF> is cleared to "0". (The received data is ignored, and it is not required to be read out.)

If it is necessary to change the number of words in external clock operation, SIOCR1<SIOS> should be cleared to "0" then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to "0". If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of data receiving, SIOCR2<BUF> must be rewritten before the received data is read out.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOCR1<SIOS> to "0", read the last data and then switch the transfer mode.




Figure 14-10 Receive Mode (Example: 8bit, 1word transfer, Internal clock)

14.6.3 8-bit transfer / receive mode

After setting the SIO control register to the 8-bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable the transmit/receive by setting SIOCR1<SIOS> to "1". When transmitting, the data are output from the SO pin at leading edges of the serial clock. When receiving, the data are input to the SI pin at the trailing edges of the serial clock. When the all receive is enabled, 8-bit data are transferred from the shift register to the data buffer register. An INTSIO interrupt is generated when the number of data words specified with the SIOCR2<BUF> has been transferred. Usually, read the receive data from the buffer register in the interrupt service. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the all received data.

When the internal clock is used, a wait is initiated until the received data are read and the next transfer data are written. A wait will not be initiated if even one transfer data word has been written.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

The transmit/receive operation is ended by clearing SIOCR1<SIOS> to "0" or setting SIOCR1<SIOINH> to "1" in INTSIO interrupt service program.


When SIOCR1<SIOS> is cleared, the current data are transferred to the buffer. After SIOCR1<SIOS> cleared, the transmitting/receiving is ended at the time that the final bit of the data has been transmitted.

That the transmitting/receiving has ended can be determined from the status of SIOSR<SIOF>. SIOSR<SIOF> is cleared to "0" when the transmitting/receiving is ended.


When SIOCR1<SIOINH> is set, the transmit/receive operation is immediately ended and SIOSR<SIOF> is cleared to "0".


If it is necessary to change the number of words in external clock operation, SIOCR1<SIOS> should be cleared to "0", then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to "0".

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of transmit/receive operation, SIOCR2<BUF> must be rewritten before reading and writing of the receive/transmit data.



Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOCR1<SIOS> to "0", read the last data and then switch the transfer mode.






15. 10-bit AD Converter (ADC)

The TMP88PH41NG have a 10-bit successive approximation type AD converter.

15.1 Configuration

The circuit configuration of the 10-bit AD converter is shown in Figure 15-1.

It consists of control register ADCCRA and ADCCRB, converted value register ADCDRH and ADCDRL, a DA converter, a sample-hold circuit, a comparator, and a successive comparison circuit.



15.2 Register configuration

The AD converter consists of the following four registers:

1. AD converter control register 1 (ADCCRA)

This register selects the analog channels and operation mode (Software start or repeat) in which to perform AD conversion and controls the AD converter as it starts operating.

2. AD converter control register 2 (ADCCRB)

This register selects the AD conversion time and controls the connection of the DA converter (Ladder resistor network).

3. AD converted value register 1 (ADCDRH)

This register used to store the digital value after being converted by the AD converter.

4. AD converted value register 2 (ADCDRL)

This register monitors the operating status of the AD converter.

AD Converter Control Register 1

ADCCRA	7	6	5	4	3	2 1	0	40
(0026H)	ADRS	AN	1D	AINDS		SAIN	/	(Initial value: 0001 0000)
					4			T(a)


ADRS	AD conversion start	0: 1: AD conversion start	
AMD	AD operating mode	00: AD operation disable 01: Software start mode 10: Reserved 11: Repeat mode	
AINDS	Analog input control	0: Analog input enable 1: Analog input disable	
SAIN	Analog input channel select	0000: AIN0 0001: AIN1 0010: AIN2 0011: AIN3 0100: AIN4 0101: AIN5 0100: AIN6 0111: AIN7 1000: Reserved 1001: Reserved 1001: Reserved 1011: Reserved 1011: Reserved 1101: Reserved 1101: Reserved 1101: Reserved 1110: Reserved 1110: Reserved 1111: Reserved	R/W

Note 1: Select analog input channel during AD converter stops (ADCDRL<ADBF> = "0").

Note 2: When the analog input channel is all use disabling, the ADCCRA<AINDS> should be set to "1".

- Note 3: During conversion, Do not perform port output instruction to maintain a precision for all of the pins because analog input port use as general input port. And for port near to analog input, Do not input intense signaling of change.
- Note 4: The ADCCRA<ADRS> is automatically cleared to "0" after starting conversion.
- Note 5: Do not set ADCCRA<ADRS> newly again during AD conversion. Before setting ADCCRA<ADRS> newly again, check ADCDRL<EOCF> to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).
- Note 6: After STOP mode is started, AD converter control register1 (ADCCRA) is all initialized and no data can be written in this register. Therfore, to use AD converter again, set the ADCCRA newly after returning to NORMAL mode.
- Note 7: After RESET, ADCCRA<SAIN> is initialized Reserved setting. Therfore, set the appropriate analog input channel to ADC-CRA<SAIN> when use AD converter.
- Note 8: After ADCCRA is set to 00H, AD conversion can not be started for four cycles. Thus, four NOPs must be inserted before setting the ADCCRA<ADRS>.

AD Converter Control Register 2




Note 1: Always set bit0 in ADCCRB to "0" and set bit4 in ADCCRB to "1".

Note 2: When a read instruction for ADCCRB, bit6 to 7 in ADCCRB read in as undefined data.

Note 3: After STOP mode is started, AD converter control register2 (ADCCRB) is all initialized and no data can be written in this register. Therfore, to use AD converter again, set the ADCCRB newly after returning to NORMAL mode.

Condition ACK	Conversion time	20 MHz	16 MHz	8 MHz
000	39/fc	$\overline{\langle}$	-	-
001		Rese	rved))
010	78/fc	-	-	·/ -
011	156/fc	-	-	19.5 μs
100	312/fc	15.6 μ s	19.5 μs	39.0 μs
101	624/fc	31.2 μs	39.0 μs	78.0 μs
110	1248/fc	62.4 μs	78.0 μs	156.0 μs
111	\sim	Rese	rved	

Table 15-2 ACK setting and Conversion time (at CGCR<DV1CK>="1")



Condition ACK	Conversion time	20 MHz	16 MHz	8 MHz		
000 <	39/fc			-		
001		Reserved				
010	78/fc	-	-	-		
011	156/fc	-	-	19.5 μs		
100	312/fc	15.6 μs	19.5 μs	39.0 μs		
101	624/fc	31.2 μs	39.0 μs	78.0 μs		
110	1248/fc	62.4 μs	78.0 μs	156.0 μs		
111		Reserved				

Note 1: Setting for "-" in the above table are inhibited. fc: High Frequency oscillation clock [Hz]

Note 2: Set conversion time setting should be kept more than the following time by Analog reference voltage (VAREF).

- VAREF = 4.5 to 5.5 V 15.6 μs and more

AD Conve	erted val	ue Regis	ter 1							
ADCDRH	7	6	5	4	3	2	1	0	1	
(0029H)	AD09	AD08	AD07	AD06	AD05	AD04	AD03	AD02	(Initial value: 0000 0000)	
								4		
AD Conve	AD Converted value Register 2									
ADCDRL (0028H)	7 AD01	i			2	1	0	(Initial value: 0000 ****)		
()	ADUI	AD00	LOCI	ADBI	<u></u>		<			
						0: 6	Before or dur	ing convers	lion	
	EOC	F AD co	AD conversion end flag				1: Conversion completed			Read
	ADB	F AD co	nversion BU	SY flag		0: During stop of AD conversion 1: During AD conversion			rsion	only
Note 1:	The ADC	DRL <eoc< td=""><td>F> is cleare</td><td>ed to "0" w</td><td>hen reading</td><td>a the ADC</td><td>DRH. Ther</td><td>fore, the A</td><td>D conversion result should</td><td>be read to</td></eoc<>	F> is cleare	ed to "0" w	hen reading	a the ADC	DRH. Ther	fore, the A	D conversion result should	be read to
	ADCDRL	. more first f	han ADCE	ORH.		- (~/))	\Diamond		
Note 2:		ipon enterin			AD convers	sion starts	, and cleare	ed to "U" w	hen AD conversion finishe	d. It also is
Note 3:	If a read i	instruction i	s executed	for ADCD	RL, read d	ata of bit3	to bit0 are	unstable.	\sim	
						Ň		$\overline{\Box}$		
						\searrow	\frown		()	
				<	4(//	>	$\langle \frown \rangle$			
				C		<	$\langle \rangle$			
))					
			($C \wedge$		\langle				
				\mathbf{i}		R	\rightarrow			
			_ ((//				\geq			
						7/\$				
					$\backslash \rangle$	\subseteq				
			\geq	$\langle \langle \langle \rangle \rangle$		\geq				
	\sim	2.								
	\sim	\bigcirc		\int	~					
\sim				\sim						
			> ((\mathcal{I}_{\wedge}						
$\langle \subset$		C	\mathcal{X}	\mathcal{O}						
	\geq		\sim	>						
	~									


15.3 Function

15.3.1 Software Start Mode

After setting ADCCRA<AMD> to "01" (software start mode), set ADCCRA<ADRS> to "1". AD conversion of the voltage at the analog input pin specified by ADCCRA<SAIN> is thereby started.

After completion of the AD conversion, the conversion result is stored in AD converted value registers (ADCDRH, ADCDRL) and at the same time ADCDRL<EOCF> is set to 1, the AD conversion finished interrupt (INTADC) is generated.

ADRS is automatically cleared after AD conversion has started. Do not set ADCCRA<ADRS> newly again (Restart) during AD conversion. Before setting ADCCRA<ADRS> newly again, check ADCDRL<EOCF> to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).




15.3.2 Repeat Mode

AD conversion of the voltage at the analog input pin specified by ADCCRA<SAIN> is performed repeatedly. In this mode, AD conversion is started by setting ADCCRA<ADRS> to "1" after setting ADC-CRA<AMD> to "11" (Repeat mode).

After completion of the AD conversion, the conversion result is stored in AD converted value registers (ADCDRH, ADCDRL) and at the same time ADCDRL<EOCF> is set to 1, the AD conversion finished interrupt (INTADC) is generated.

In repeat mode, each time one AD conversion is completed, the next AD conversion is started. To stop AD conversion, set ADCCRA<AMD> to "00" (Disable mode) by writing 0s. The AD convert operation is stopped immediately. The converted value at this time is not stored in the AD converted value register.



- 1. Set up the AD converter control register 1 (ADCCRA) as follows:
 - Choose the channel to AD convert using AD input channel select (SAIN).
 - Specify analog input enable for analog input control (AINDS).
 - Specify AMD for the AD converter control operation mode (software or repeat mode).
- 2. Set up the AD converter control register 2 (ADCCRB) as follows:
 - Set the AD conversion time using AD conversion time (ACK). For details on how to set the conversion time, refer to Figure 15-1, Figure 15-2 and AD converter control register 2.
 - Choose IREFON for DA converter control.

5.

- 3. After setting up (1) and (2) above, set AD conversion start (ADRS) of AD converter control register 1 (ADCCRA) to "1". If software start mode has been selected, AD conversion starts immediately.
- 4. After an elapse of the specified AD conversion time, the AD converted value is stored in AD converted value register 1 (ADCDRH) and the AD conversion finished flag (EOCF) of AD converted value register 2 (ADCDRL) is set to "1", upon which time AD conversion interrupt INTADC is generated.

EOCF is cleared to "0" by a read of the conversion result. However, if reconverted before a register read, although EOCF is cleared the previous conversion result is retained until the next conversion is completed.

Example :After selecting the conversion time 15.6 µs at 20 MHz and the analog input channel AIN4 pin, perform AD conversion once. After checking EOCF, read the converted value, store the lower 2 bits in address 0009EH and store the upper 8 bits in address 0009FH in RAM. The operation mode is software start mode.


	: (port setting)	:	;Set port register approrriately before setting AD converter registers.
	:	:	(Refer to section I/O port in details)
	LD	(ADCCRA), 00100100B	; Select Software start mode, Analog input enable, and AIN4
	LD	(ADCCRB), 00011000B	;Select conversion time(312/fc) and operation mode
	SET	(ADCCRA) . 7	; ADRS = 1(AD conversion start)
SLOOP :	TEST	(ADCDRB) . 5	;EQCF=1?
	JRS	T, SLOOP	
		(75)	
	LD	A , (ADCDRL)	; Read result data
	LD	(9EH) , A	
	LD	A , (ADCDRH)	; Read result data
	LD	(9FH), A	

15.4 STOP mode during AD Conversion

When standby mode (STOP mode) is entered forcibly during AD conversion, the AD convert operation is suspended and the AD converter is initialized (ADCCRA and ADCCRB are initialized to initial value). Also, the conversion result is indeterminate. (Conversion results up to the previous operation are cleared, so be sure to read the conversion results before entering standby mode (STOP mode).) When restored from standby mode (STOP mode), AD conversion is not automatically restarted, so it is necessary to restart AD conversion. Note that since the analog reference voltage is automatically disconnected, there is no possibility of current flowing into the analog reference voltage.

15.5 Analog Input Voltage and AD Conversion Result

The analog input voltage is corresponded to the 10-bit digital value converted by the AD as shown in Figure 15-4.



15.6 Precautions about AD Converter

15.6.1 Analog input pin voltage range


Make sure the analog input pins (AIN0 to AIN7) are used at voltages within VAREF to AVSS. If any voltage outside this range is applied to one of the analog input pins, the converted value on that pin becomes uncertain. The other analog input pins also are affected by that.

15.6.2 Analog input shared pins

The analog input pins (AIN0 to AIN7) are shared with input/output ports. When using any of the analog inputs to execute AD conversion, do not execute input/output instructions for all other ports. This is necessary to prevent the accuracy of AD conversion from degrading. Not only these analog input shared pins, some other pins may also be affected by noise arising from input/output to and from adjacent pins.

15.6.3 Noise Countermeasure

The internal equivalent circuit of the analog input pins is shown in Figure 15-5. The higher the output impedance of the analog input source, more easily they are susceptible to noise. Therefore, make sure the output impedance of the signal source in your design is $5 \text{ k}\Omega$ or less. Toshiba also recommends attaching a capacitor external to the chip.



16. OTP operation

This section describes the function and basic operationalblocks of TMP88PH41NG. The TMP88PH41NG has PROM in place of the mask ROM which is included in the TMP88CH41NG. The configuration and function are the same as the TMP88CH41NG. In addition, TMP88PH41NG operates as the single clock mode when releasing reset.

16.1 Operating mode

The TMP88PH41NG has MCU mode and PROM mode.

16.1.1 MCU mode

The MCU mode is set by fixing the TEST/VPP pin to the low level. (TEST/VPP pin cannot be used open because it has no built-in pull-down resistor).

16.1.1.1 Program Memory

The TMP88PH41NG has 16K bytes built-in one-time-PROM (addresses 4000 to 7EFFH and FFF00 to FFFFFH in the MCU mode, addresses 0000 to 3FFFH in the PROM mode).

When using TMP88PH41NG for evaluation of mask ROM products, the program is written in the program storing area shown in Figure 16-1.

Since the TMP88PH41NG supports several mask ROM sizes, check the difference in memory size and program storing area between the one-time PROM and the mask ROM to be used.




Figure 16-1 Program Memory Area

Note: The area that is not in use should be set data to FFH, or a general-purpose PROM programmer should be set only in the program memory area to access.

16.1.1.2 Data Memory

TMP88PH41NG has a built-in 512 bytes + 128 bytes Data memory (static RAM).

16.1.1.3 Input/Output Circuiry

1. Control pins

The control pins of the TMP88PH41NG are the same as those of the TMP88CH41NG except that the TEST pin does not have a built-in pull-down resistor.

2. I/O ports

The I/O circuitries of the TMP88PH41NG I/O ports are the same as those of the TMP88CH41NG.

16.1.2 PROM mode

The PROM mode is set by setting the $\overline{\text{RESET}}$ pin, TEST pin and other pins as shown in Table 16-1 and Figure 16-2. The programming and verification for the internal PROM is achieved by using a general-purpose PROM programmer with the adaptor socket.


Table 16-1Pin name in PROM mode

Pin name (PROM mode)	I/O	Function	Pin name (MCU mode)
A16	Input	Program memory address input	P12
A15 to A8	Input	Program memory address input	P47 to P40
A7 to A0	Input	Program memory address input	P67 to P60
D7 to D0	Input/Output	Program memory data input/output	P37 to P30
CE	Input	Chip enable signal input	P13
ŌE	Input	Output enable signal input	P14
PGM	Input	Program mode signal input	P15
VPP	Power supply	+12.75V/5V (Power supply of program)	TEST
VCC	Power supply	+6.25V/5V	VDD
GND	Power supply	ov	VSS
VCC	Setting pin	Fix to "H" level in PROM mode	AVDD,P21
GND	Setting pin	Fix to "L" level in PROM mode	AVSS,VAREF,P10,P11,P20,P22
RESET	Setting pin	Fix to "L" level in PROM mode	RESET
XIN (CLK)	Input	Set oscillation with resonator	XIN
XOUT	Output	In case of external CLK input, set CLK to XIN and set XOUT to open.	XOUT


Note 1: The high-speed program mode can be used. The setting is different according to the type of PROM programmer to use, refer to each description of PROM programmer.

TMP88PH41NG does not support the electric signature mode, apply the ROM type of PROM programmer to TC571000D/AD.

Always set the adapter socket switch to the "N" side when using TOSHIBA's adaptor socket.



16.1.2.1 Programming Flowchart (High-speed program writing)



The high-speed programming mode is set by applying Vpp=12.75V (programming voltage) to the Vpp pin when the Vcc = 6.25 V. After the address and data are fixed, the data in the address is written by applying 0.1[mscc] of low level program pulse to \overline{PGM} pin. Then verify if the data is written. If the programmed data is incorrect, another 0.1[mscc] pulse is applied to \overline{PGM} pin. This programming

procedure is repeated until correct data is read from the address (maximum of 25 times). Subsequently, all data are programmed in all address. When all data were written, verfy all address under the condition Vcc=Vpp=5V.

16.1.2.2 Program Writing using a General-purpose PROM Programmer

1. Recommended OTP adaptor

BM11205 for TMP88PH41NG

2. Setting of OTP adaptor

Set the switch (SW1) to "N" side.

- 3. Setting of PROM programmer
 - a. Set PROM type to TC571000D/AD.

Vpp: 12.75 V (high-speed program writing mode)

b. Data transmission (or Copy) (Note 1)

The PROM of TMP88PH41NG is located on different address; it depends on operating mode: MCU mode and PROM mode. When you write the data of ROM for mask ROM products, the data shuold be transferred (or copied) from the address for MCU mode to that for PROM mode before writing operation is executed. For the applicable program areas of MCU mode and PROM mode are different, refer to TMP88PH41NG" Figure 16-1 Program Memory Area ".

Example: In the block transfer (copy) mode, executed as below.

16KB ROM capacity: 04000 to 07EFFH + FFF00 to FFFFFH \rightarrow 00000~03FFFH

c. Setting of the program address (Note 1)

Start address: 00000H

End address: 03FFFH

4. Writting

Write and verify according to the above procedure "Setting of PROM programmer".

Note 1: For the setting method, refer to each description of PROM programmer. Make sure to set the data of address area that is not in use to FFH.

Note 2: When setting MCU to the adaptor or when setting the adaptor to the PROM programmer, set the first pin of the adaptor and that of PROM programmer socket matched. If the first pin is conversely set, MCU or adaptor or programmer would be damaged.


Note 3: The TMP88PH41NG does not support the electric signature mode.

) If PROM programmer uses the signature, the device would be damaged because of applying voltage of $12\pm0.5V$ to pin 9(A9) of the address. Don't use the signature.

17. Input/Output Circuitry


17.1 Control pins

The input/output circuitries of the TMP88PH41NG control pins are shown below.



Note: The TEST pin of TMP88PH41 does not have a pull-down resistor (R_{IN}) and protect diode (D1). Fix the TEST pin at "L" level in MCU mode.

17.2 Input/output ports



18. Electrical Characteristics

18.1 Absolute Maximum Ratings

The Absolute Maximum Ratings stipulate the standards, any Parameter of which cannot be exceeded even in an instant. If the device is used under conditions exceeding the Absolute Maximum Ratings, it may break down or degrade, causing injury due to rupture or burning. Therefore, always make sure the Absolute Maximum Ratings will not be exceeded when designing your application equipment.

 $(\neg \uparrow \land$

			\langle		(V _{SS} = 0 V)
Parameter	Symbol	Pins	Standard	Unit	Remarks
Power supply voltage	V _{DD}		-0.3 to 6.5	\bigcirc	
Program voltage	V _{PP}	TEST/V _{PP}	-0.3 to 13.0	X	
Input voltage	V _{IN}		–0.3 to V _{DD} + 0.3	V	
Output voltage	V _{OUT}		–0.3 to V _{DD} + 0.3	7	
	I _{OH}	P1, P3, P4, P6	-1.8	<	
Output current	I _{OL1}	P1, P2, P6	3.2		
	I _{OL2}	P3, P4	30	()	
	ΣI_{OUT1}	P1, P2, P6	60	mA	Total of all ports except large-current ports
Mean output current	ΣI_{OUT2}	P3	60		Total of 8 pins of large-current ports P30 to 7
	ΣI_{OUT3}	P4	60))	Total of 8 pins of large-current ports P40 to 7
Power dissipation	PD	TMP88PH41NG	600	mW	SDIP
Operating Temperature	Topr	\overline{C}	-40 to 85	×	
Soldering temperature (time)	Tsld	(())	260 (10 s)	°C	
Storage temperature	Tstg		-55 to 125		

18.2 Operating Conditions

The Operating Conditions show the conditions under which the device be used in order for it to operate normally while maintaining its quality. If the device is used outside the range of Operating Conditions (power supply voltage, operating temperature range, or AC/DC rated values), it may operate erratically. Therefore, when designing your application equipment, always make sure its intended working conditions will not exceed the range of Operating Conditions.

				(V _{SS}	= 0 V, Topr = -4	0 to 85°C)
Parameter	Symbol	Pins	Condition	Min	Max	Unit
Power supply voltage	V_{DD}		fc = 20 MHz NORMAL/IDLE/STOP	4.5	5.5	V
High level Input voltage	V _{IH1}	Normal (P6)		$V_{DD} \times 0.70$		
	V _{IH2}	Hysteresis (P1, P2, P3, P4, RESET)	$V_{DD} \ge 4.5 V$	V _{DD} × 0.75	V _{DD}	V
Low level Input voltage	V _{IL1}	Normal (P6)	$\langle \langle \rangle$		$V_{DD} \times 0.30$	v
	V _{IL2}	Hysteresis (P1, P2, P3, P4, RESET)	$V_{DD} \ge 4.5 V$	0	V _{DD} × 0.25	
Clock Frequency	fc	XIN, XOUT	V _{DD} = 4.5 V to 5.5 V		20	MHz

18.3 DC Characteristics

		Ś		(V _{SS} = 0 V, Topr = -40 to 85° C)			
Parameter	Symbol	Pins	Condition	Min	Тур.	Max	Unit
	I _{IN1}	TEST		/-	_	±2	
Input current	I _{IN2}	Sink open drain, Tri-state	$V_{DD} = 5.5 V$				μΑ
	I _{IN3}	RESET, STOP	V _{IN} = 5.5 V/0 V				
Input resistance	R _{IN2}	RESET		90	220	510	kΩ
Output leakage current	I _{LO}	Sink open drain, Tri-state	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V/0 V}$	-	-	±2	μΑ
High level output voltage	V _{OH}	Tri-state port	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	-	-	V
Low level output current	I _{OL1}	P0, P1, P2, P6	$V_{DD} = 4.5 V, V_{OL} = 0.4 V$	1.6	-	-	
	I _{OL2}	P3, P4	V _{DD} = 4.5 V, V _{OL} = 1.0 V	-	20	-	
NORMAL mode power supply current	\sim	,		-	18	25	mA
IDLE mode power supply current	IDD		$V_{DD} = 5.5 V$ $V_{IN} = 5.3 V/0.2 V$	-	16	23	
STOP mode power supply current	\bigcirc		fc = 20 MHz	-	2	100	μΑ

Note 1: Typical values show those at Topr = 25°C, VDD = 5V.

Note 2: Input current (I_{IN3}); The current through pull-up or pull-down resistor is not included.

Note 3: I_{DD} does not include I_{REF} current.

18.4 AD Conversion Characteristics

(Topr = -40 to 85° C)

Parameter	Cumphiel	Oraclitica	N.G.	Τ	Max		Unit	
Parameter	Symbol Condition		Min	Тур.	8 bit	10 bit	Unit	
Analog reference voltage	V _{AREF}	$V_{SS} = 0 V, AV_{DD} = V_{DD}$	V _{DD} -1.0	- V _{DD}		DD	V	
Analog Input voltage range	V _{AIN}		AV _{SS}	-	V	REF	V	
Analog reference power supply current	I _{REF}	$V_{DD} = AV_{DD} = V_{AREF} = 5.0 V$ $V_{SS} = AV_{SS} = 0 V$	-	0.5	75	1.0	mA	
Nonlinearity error			-	\sum	±1	±2		
Zero error		$V_{DD} = 5 V, V_{SS} = 0 V$ $AV_{DD} = V_{AREF} = 5 V$	-	$\left(\left(- \right) \right)$	> ±1	±2	LSB	
Full scale error		$AV_{BB} = 0$ V	-		±1	±2	LOD	
Overall error				<u> </u>	±2	<u>+4</u>		

Note 1: The total error includes all errors except a quantization error, and is defined as a maximum deviation from the idea conversion line.

Note 2: Conversion time is different in recommended value by power supply voltage. About conversion time, please refer to "Register Configuration" in the section of AD converter.

Note 3: Please use input voltage to AIN input pin in limit of V_{AREF} - V_{SS}. When voltage or range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.

- Note 4: Analog reference voltage range; $\Delta V_{AREF} = V_{AREF} V_{SS}$
- Note 5: When AD converter is not used, fix the AVDD and VAREF pin on the V_{DD} level,

18.5 AC Characteristics


(V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, Topr = -40 to 85° C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Machine cycle time	tcy	During NORMAL mode	0.2	-	0.5	μs
High level clock pulse width	twch	When operating with external clock		05		
Low level clock pulse width	twcL	(XIN input) fc = 20 MHz	-	25	_	ns




18.6 DC Characteristics, AC Characteristics (PROM mode)

18.6.1 Read operation in PROM mode



18.6.2 Program operation (High-speed)




Note 2: The pull-up/pull-down device on the condition of $V_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}$ causes a damage for the device. Do not pull-up/pull-down at programming.

Note 3: Use the recommended adapter and mode.

Using other than the above condition may cause the trouble of the writting.

18.7 Recommended Oscillation Conditions



- Note 1: To ensure stable oscillation, the resonator position, load capacitance, etc. must be appropriate. Because these factors are greatly affected by board patterns, please be sure to evaluate operation on the board on which the device will actually be mounted.
- Note 2: For the resonators to be used with Toshiba microcontrollers, we recommend ceramic resonators manufactured by Murata Manufacturing Co., Ltd.

For details, please visit the website of Murata at the following URL http://www.murata.com

18.8 Handling Precaution

- The solderability test conditions for lead-free products (indicated by the suffix G in product name) are shown below.
 - 1. When using the Sn-37Pb solder bath Solder bath temperature = 230 °C Dipping time = 5 seconds

Number of times = once

R-type flux used

2. When using the Sn-3.0Ag-0.5Cu solder bath

Solder bath temperature = $245 \,^{\circ}\text{C}$

Dipping time = 5 seconds


Number of times \pm once

R-type flux used

Note: The pass criteron of the above test is as follows: Solderability rate until forming ≥ 95 %

- When using the device (oscillator) in places exposed to high electric fields such as cathode-ray tubes, we recommend electrically shielding the package in order to maintain normal operating condition.

19. Package Dimensions



This is a technical document that describes the operating functions and electrical specifications of the 8-bit microcontroller series TLCS-870/X (LSI).

Toshiba provides a variety of development tools and basic software to enable efficient software development.

These development tools have specifications that support advances in microcomputer hardware (LSI) and can be used extensively. Both the hardware and software are supported continuously with version updates.

The recent advances in CMOS LSI production technology have been phenomenal and microcomputer systems for LSI design are constantly being improved. The products described in this document may also be revised in the future. Be sure to check the latest specifications before using.

Toshiba is developing highly integrated, high-performance microcomputers using advanced MOS production technology and especially well proven CMOS technology.

We are prepared to meet the requests for custom packaging for a variety of application areas. We are confident that our products can satisfy your application needs now and in the future.