
# TOSHIBA



# TOSHIBA CORPORATION

Semiconductor Company

# Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

## \*\*CAUTION\*\* How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts =  $(\overline{NMI}, INT0 \text{ to } INT4)$ , which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f<sub>FPH</sub>) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

# CMOS 16-Bit Microcontroller TMP91C829FG

# 1. Outline and Features

TMP91C829 is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment. With 2 Kbytes of boot ROM included, it allows your programs to be erased and rewritten on board. TMP91C829FG comes in a 100-pin flat package. Listed below are the features.

- (1) High-speed 16-bit CPU (900/L1 CPU)
  - Instruction mnemonics are upward compatible with TLCS-90/900
  - 16 Mbytes of linear address space
  - General-purpose registers and register banks
  - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
  - Micro DMA: 4 channels (444 ns/2 bytes at 36 MHz)
- (2) Minimum instruction execution time: 111 ns (at 36 MHz)
- (3) Built-in RAM: 8 KbytesBuilt-in ROM: NoneBuilt-in Boot ROM: 2 Kbytes

## **RESTRICTIONS ON PRODUCT USE**

060116EBP

- The information contained herein is subject to change without notice. 021023\_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
  devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
  stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
  in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
  TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023\_A

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023\_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106\_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023\_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023\_E
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619\_S

- (4) External memory expansion
  - Expandable up to 16 Mbytes (Shared program/data area)
  - Can simultaneously support 8-/16-bit width external data bus ... Dynamic data bus sizing
- (5) 8-bit timers: 6 channels
- (6) 16-bit timer/event counter: 1 channel
- (7) Serial bus interface: 2 channels
- (8) 10-bit AD converter: 8 channels
- (9) Watchdog timer
- (10) Chip select/wait controller: 4 blocks
- (11) Interrupts: 35 interrupts
  - 9 CPU interrupts: Software interrupt instruction and illegal instruction
  - 19 internal interrupts: 7 priority levels are selectable
  - 7 external interrupts: 7 priority levels are selectable (Level mode, rising edge mode and falling edge mode are selectable.)
- (12) Input/output ports: 46 pins (Except Data bus (8bit), Address bus (16bit) and RD pin)
- (13) Standby function

Three HALT modes: IDLE2 (Programmable), IDLE1, STOP

- (14) Operating voltage
  - VCC (5 V) = 4.75 V to 5.25 V (fc max = 36 MHz)
  - VCC (3 V) = 3.0 V to 3.6 V (fc max = 36 MHz)
- (15) Package

100-pin QFP: P-LQFP100-1414-0.50F •

Power on and power off the supply

Power on and power off of the supply require the simultaneous execution of the 5 V power supply and 3.3 V power supply. If the both power supplies cannot be turned on or off simultaneously, turn on or off each power supply within the specifications shown in Figure 3.1.2 and 3.1.2 "Power On and Power Off of the Supply". When power on and power off of the supply is performed on eigher of them, overlap current may run into the internal logic. Leaving overlap current running results in increase of power dissipation and short LSI life. Please avoid leaving either of power supplies on.




Figure 1.1 TMP91C829 Block Diagram

# 2. Pin Assignment and Pin Functions

The assignment of input/output pins for the TMP91C829FG, their names and functions are as follows:

## 2.1 Pin Assignment Diagram

Figure 2.1.1 shows the pin assignment of the TMP91C829FG.




Figure 2.1.1 Pin Assignment Diagram (100-pin LQFP)

# 2.2 Pin Names and Functions

The names of the input/output pins and their functions are described below.

Table 2.2.1	Pin Names and Functions (1/3)
-------------	-------------------------------

Pin Name	Number of Pins	I/O	Functions
D0 to D7	8	I/O	Data (Lower): Bits 0 to 7 of data bus
P10 to P17	8	I/O	Port 1: I/O port that allows I/O to be selected at the bit level
			(when used to the external 8-bit bus)
D8 to D15		I/O	Data (Upper): Bits 8 to15 of data bus
P20 to P27	8	Output	Port 2: Output port
A16 to A23		Output	Address: Bits 16 to 23 of address bus
A8 to A15	8	Output	Address: Bits 8 to 15 of address bus
A0 to A7	8	Output	Address: Bits 0 to 7 of address bus
RD	1	Output	Read: Strobe signal for reading external memory
WR	1	Output	Write: Strobe signal for writing data to pins D0 to D7
P53	1	I/O	Port 53: I/O port (with pull-up resistor)
BUSRQ		Input	Bus request: Signal used to request bus release (High impedance)
P54	1	I/O	Port 54: I/O port (with pull-up resistor)
BUSAK		Output	Bus acknowledge: Signal used to acknowledge bus release
			(High impedance)
P55	1	I/O	Port 55: I/O port (with pull-up resistor)
WAIT		Input	Wait: Pin used to request CPU bus wait.
P56	1	I/O	Port 56: I/O port (with pull-up resistor)
INT0		Input	Interrupt request pin0: Interrupt request pin with programmable level/rising
			edge/falling edge
P60	1	Output	Port 60: Output port
CS0		Output	Chip select 0: Outputs 0 when address is within specified address area
P61	1	Output	Port 61: Output port
CS1		Output	Chip select 1: Outputs 0 when address is within specified address area
P62	1	Output	Port 62: Output port
CS2		Output	Chip select 2: Outputs 0 when address is within specified address area
P63	1	Output	Port 63: Output port
CS3		Qutput	Chip select 3: Outputs 0 when address is within specified address area
P70	(	I/O	Port 70: I/O port
TAOIN		Input	Timer A0 input
INT1		Input	Interrupt request pin2: Interrupt request pin with programmable level/rising
	~		edge/falling edge
P71 (		I/O	Port 71: I/O port
TA1OUT	$\langle \rangle \rangle$	Output	Timer A0 or timer A1 output
P72		1/0	Port 72: I/O port
TA3OUT		Output	Timer A2 or timer A3 output
INT2		Input	Interrupt request pin2: Interrupt request pin with programmable level/rising
		$( \bigcirc ) )$	edge/falling edge
	_	$\langle \langle \cdot \rangle$	

Pin Name	Number of Pins	I/O	Functions
P73	1	I/O	Port 73: I/O port
TA4IN		Input	Timer A4 input
INT3		Input	Interrupt request pin 3: Interrupt request pin with programmable level/rising
		·	edge/falling edge
P74	1	I/O	Port 74: I/O port
TA5OUT		Output	Timer A4 or timer A5 output
P75	1	I/O	Port 75: I/O port
INT4		Input	Interrupt request pin 4: Interrupt request pin with programmable
P80	1	I/O	Port 80: I/O port (with pull-up resistor)
TXD0		Output	Serial send data 0: Programmable open-drain output pin
P81	1	I/O	Port 81: I/O port (with pull-up resistor)
RXD0		Input	Serial receive data 0
P82	1	I/O	Port 82: I/O port: (with pull-up resistor)
SCLK0		Input	Serial clock I/O 0
CTSO		I/O	Serial data send enable 0 (Clear to send)
P83	1	I/O	Port 83: I/O port (with pull-up resistor)
STSO	•		Serial data request signal 0
P84	1	I/O	Port 84: I/O port (with pull-up resistor)
TXD1		Output	Serial send data 0: Programmable open-drain output pin
P85	1	I/O	Port 85: I/Q port (with pull-up resistor)
RXD1	I	Input	Serial receive data 1
P86	1	I/O	Port 86: I/O port: (with pull-up resistor)
SCLK1	I	Input	Serial clock I/O 1
CTS1		I/O	Serial data send enable 1 (Clear to send)
P87	1	1/0	Port 87: I/O port (with pull-up resistor)
STS1	I	"O ((	Serial data request signal 1
P90	1	1/0	Port 90: I/O port
INT5	I	Input	Interrupt request pin 5: Interrupt request pin with programmable level/rising
1115		mput	edge/falling edge
P93	1		Port 93: I/O port
TBOINO		Input	Timer B0 input 0
P94		t/O	Port 94: I/O port
TB0IN1		Input	Timer B0 input 1
P95	1	1/O	Port 95: I/O port
TB0OUT0		Output	Timer B0 output 0
P96	~ 1	I/O	Port 96: I/O port
TB0OUT1		Output	Timer B0 output 1
PA0 to PA7	8		Port A0 to A7: Pin used to input port
ANO to AN7		Input	Analog input 0 to 7: Pins used to input to AD converter
ADTRG		Input	A/D trigger: Signal used to request AD start (PA3)
PZ2	$\mathcal{Y}_1$		Port Z2: I/O port (with pull-up resistor)
HWR	(		High write: Strobe signal for writing data to pins D8 to D15
	4	Output	
PZ3	1	1/0	Port Z3: I/O port (with pull-up resistor)

Table 2.2.2 Pin Names and Functions (2/3)

Pin Name	Number of Pins	I/O	Functions
BOOT	1	Input	This pin sets boot mode (with pull-up resistor)
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with programmable falling edge level or with both edge levels programmable
AM0 to AM1	2	Input	Address mode : External data bus with select pin When external 16-bit bus is fixed or external 8- or 16-bit buses are mixed, AM1 = 0, $AM0 = 1When external 8-bit bus is fixed,AM1 = 0$ , $AM0 = 0$
RESET	1	Input	Reset: Initializes TMP91C829 (with pull-up resistor)
VREFH	1	Input	Pin for reference voltage input to AD converter (H)
VREFL	1	Input	Pin for reference voltage input to AD converter (L)
AVCC	1	I/O	Power supply pin for AD converter
AVSS	1		GND supply pin for AD converter
X1/X2	2		Oscillator connection pins
HVCC	2		Power supply pins (5 V)
LVCC	2		Power supply pins (3 V)
DVSS	3		GND pins (0/V)
EMU0	1	Output	Open pin
EMU1	1	Output	Open pin

#### Table 2.2.3 Pin Names and Functions (3/3)

Note 1: An external DMA controller cannot access the device's built-in memory or built-in I/O devices using the BUSRQ and BUSAK signal.

Note 2: All pins which have a built-in pull-up resistor (Other than the RESET pin and the BOOT pin ) can be disconnected from the resistor in software.

## 3. Operation

This section describes the basic components, functions and operation of the TMP91C829.

Notes and restrictions which apply to the various items described here are outlined in section 7. "Points to Note and Restrictions" at the end of this databook.

## 3.1 CPU

The TMP91C829 incorporates a high-performance 16-bit CPU (The 900/L1 CPU). For a description of this CPU's operation, please refer to the section of this databook which describes the TLCS-900/L1 CPU.

The following sub sections describe functions peculiar to the CPU used in the TMP91C829; these functions are not covered in the section devoted to the TLCS-990/L1 CPU.

#### 3.1.1 Reset

When resetting the TMP91C829 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then set the  $\overline{\text{RESET}}$  input to low level at least for 10 system clocks (8.89 µs at 36 MHz). Thus, when turn on the switch, be set to the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the  $\overline{\text{RESET}}$  input to low-level at least for 10 system clocks.

Clock gear is intitialized 1/16 mode by reset operation. It means that the system clock mode  $f_{SYS}$  is set to  $f_{c/32}$  (=  $f_{c/16} \times 1/2$ ).

When the reset is accept, the CPU:

- Sets the program counter (PC) as follows in accordance with the reset vector stored at address FFFF00H to FFFF02H:
  - PC<0:7> ← Data in location FFFF00H PC<8:15> ← Data in location FFFF01H PC<16:23> ← Data in location FFFF02H
- Sets the stack pointer (XSP) to 100H.
- Sets bits <IFF0:2> of the status register (SR) to 111. (Thereby setting the interrupt level mask register to level 7.)
- Sets the <MAX> bit of the status register to 1 (MAX mode).
   (Note: As this product does not support MIN mode, do not write a 0 to the <MAX>
  - 🔿 bit.)
- Clears bits <RFP0:2> of the status register to 000. (Thereby selecting register bank 0.)

When the reset is cleared, the CPU starts executing instructions according to the program counter settings. CPU internal registers not mentioned above do not change when the reset is cleared.

When the reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.
- Note: The CPU internal register (except to PC, SR, XSP) and internal RAM data do not change by resetting.

Figure 3.1.1 shows the timing of a reset for the TMP91C829.





Figure 3.1.1 TMP91C829 Reset Timing Example






Figure 3.1.2 Power Supply On/Off Timing

## 3.2 Outline of Operation Modes

There are multi chip and multi boot modes. Which mode is selected depends on the device's pin state after a reset.

- Multi chip mode: The device normally operations in this mode. After a reset, the device starts executing the external memory program.
- Multi boot mode: This mode is used to rewrite the external flash memory by serial transfer (UART) or ATAPI transfer.


After a reset, internal boot program starts up, executing a on-board rewrite program.

Table 3.2.1 Operation would be up table	Table 3.2.1	<b>Operation Mode Setup Table</b>
---	-------------	-----------------------------------

Operation Meda	Mode Setup Input Pin				
Operation Mode	RESET	BOOT			
Multi chip mode		Н			
Multi boot mode		L			

## 3.3 Memory Map

Figure 3.3.1 is a memory map of the TMP91C829.



## 3.4 Triple Clock Function and Standby Function

The TMP91C829 contains (1) a clock gearing system, (2) a standby controller, and (3) a noise-reducing circuit. It is used for low-power, low-noise systems.

The clock operating mode is as follows: (a) Single clock mode (X1, X2 pins only).





Figure 3.4.1 System Clock Block Diagram

The clock frequency input from the X1 and X2 pins is called fc. In case of TMP91C829, fc =  $f_{FPH}$ . The system clock  $f_{SYS}$  is defined as the divided clock of  $f_{FPH}$ , and one cycle of  $f_{SYS}$  is regarded as one state.

## 3.4.1 Block Diagram of System Clock



# 3.4.2 SFRs

		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol	-	-	-	-	-	WUEF	PRCK1	PRCK0
(00E0H)	Read/Write				R/	W			
	After reset	1	0	1	0	0	0	0	0
	Function	Always	Always	Always	Always	Always	Warm-up	Select presca	aler clock
		write "1".	write "0".	write "1".	write "0".	write "0".		00: f <sub>FPH</sub>	
							Write 0:	01: Reserved	
							Don't care	10: fc/16	
								11: Reserved	
							Start timer		
							Read 0: End		
							warm-up		
							Read 1:	$\bigcirc$	
						$\langle \langle \rangle \rangle$	Do not end	$\langle \rangle$	>
							warm-up		
		7	6	5	4 (7	3	2 (	1	0
SYSCR1	Bit symbol					<u>)</u>	GEAR2	GEAR1	GEAR0
(00E1H)	Read/Write						R/	W (	
	After reset					0	$\bigcirc$	> 0	0
	Function			<	$\langle \rangle \rangle$	Always		alue of high fr	equency (fc)
						write "0".	000: fc 001: fc/2		
				10	$\sim$		001. ic/2 010: fc/4		
							011; fc/8		
					> //		100: fc/16		
					$\sim$	) )	101: (Reserve		
			(			$\sim$ //	110: (Reserve		
		7	6	5	4 🔨	3	111: (Reserve 2	eu) 1	0
SYSCR2	Bit symbol		(_( ~ ~	WUPTM1	WUPTM0	HALTM1	- HALTM0	-	DRVE
(00E2H)	Read/Write	$\sim$	R/W	R/W	R/W	R/W	R/W	$\sim$	R/W
, ,	After reset		$\overline{\bigcirc}$	1	0	1	1	$\sim$	0
	Function		Always	Warm-up time		HALT mode			1: Drive the
		$\left  \right\rangle$		00: Reserved	$7/ \wedge$	00: Reserved			pin during
		(< /~		01: 2 <sup>8</sup> inputte		01: STOP mo			STOP
				10: 2 <sup>16</sup> inputte	d frequency	10: IDLE1 mo 11: IDLE2 mo	ode		mode
				11.2 inputte	equency	III. IDLE2 M	Dae		

Figure 3.4.3 SFR for System Clock

		7	6	5	4	3	2	1	0
EMCCR0	Bit symbol	PROTECT	-	_	_	-	EXTIN	_	-
(00E3H)	Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	After reset	0	0	1	0	0	0	1	1
	Function	Protect flag 0: OFF 1: ON	Always write "0".	Always write "1".	Always write "0".	Always write "0".	1: External clock	Always write "1".	Always write "1".
EMCCR1 (00E4H)	Bit symbol Read/Write After reset Function			Writing 1FH t Writing any v	urns protectio alue other tha	ns OFF. In 1FH turns p	protection ON.		<u> </u>
		1			for Noise R		Y	$\sim$	

### 3.4.3 System Clock Controller

The system clock controller generates the system clock signal (fSYS) for the CPU core and internal I/O. It contains a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<GEAR0:2> sets the high-frequency clock gear to either 1, 2, 4, 8, or 16 (fc, fc/2, fc/4, fc/8, or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The initialization  $\langle \text{GEAR0:2} \rangle = 100$  will cause the system clock (fsys) to be set to fc/32 (fc/16 × 1/2) after a reset.

For example, f<sub>SYS</sub> is set to 1.125 MHz when the 36 MHz oscillator is connected to the X1 and X2 pins.

Clock gear controller

The fFPH is set according to the contents of the clock gear select register SYSCR1 <GEAR0:2> to either fc, fc/2, fc/4, fc/8, or fc/16. Using the clock gear to select a lower value of fFPH reduces power consumption.

Example: Changing to a high-frequency gear SYSCR1 EQU 00E1H

LD (SYSCR1), XXXX0000B

Changes fSYS to fc/2.

X: Don't care

(Changing to high-frequency clock gear)

To change the clock gear, write the appropriate value to the SYSCR1<GEAR0:2> register. The value of fFPH will not change until a period of time equal to the warm-up time has elapsed from the point at which the register is written to.

There is a possibility that the instruction immediately following the instruction which changes the clock gear will be executed before the new clock setting comes into effect. To ensure that this does not happen, insert a dummy instruction (to execute a write cycle) as follows:

Example

SYSCR1

EQU 00E1H

 LD
 (SYSCR1), XXXX0001B
 ;
 Changes f<sub>SYS</sub> to fc/4.

 LD
 (DUMMY), 00H
 ;
 Dummy instruction.

 Instruction to be executed after clock gear has changed.

#### 3.4.4 Prescaler Clock Controller

For the internal I/O (TMRA01:45, TMRB0 and SIO0, SIO1), there is a prescaler which can divide the clock.

The  $\phi$ T clock input to the prescaler is either the clock fFPH divided by 2 or the clock fc/16 divided by 2. The setting of the SYSCR0<PRCK0:1> register determines which clock signal is input.

The  $\phi$ T0 clock input to the prescaler is either the clock fFPH divided by 4 or the clock fc/16 divided by 4. The setting of the SYSCR0<PRCK0:1> register determines which clock signal is input.

#### 3.4.5 Noise Reduction Circuits

Noise reduction circuits are built in, allowing implementation of the following features.


- (1) Single drive for high-frequency oscillator
- (2) Protection of register contents

The above functions are performed by making the appropriate settings in the EMCCR0 and EMCCR1 registers.

(1) Single drive for high-frequency oscillator

(Purpose)

Not need twin drive and protect mistake operation by inputted noise to X2 pin when the external oscillator is used.



<EXTIN> is initialized to 0 by a reset.


Note: Do not write EMCCR0<EXTIN> = "1" when using external resonator.

(2) Protection of register contents

(Purpose)

An item for mistake operation by inputted noise.

To execute the program certainty which is occurred mistake operation, the protect-register can be disabled write operation for the specific SFR.



### 3.4.6 Standby Controller

(1) HALT modes

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2<HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

a. IDLE2: The CPU only is halted.

In IDLE2 mode internal I/O operations can be performed by setting the following registers.

Table 3.4.1 shows the registers of setting operation during IDLE2 mode.

Table 3.4.1 The Registers of Setting Operation during IDLE2 Mode

Internal I/O	SFR	
TMRA01	TA01RUN <i2ta01></i2ta01>	$\left( \right)$
TMRA23	TA23RUN <i2ta23></i2ta23>	$\frown$
TMRA45	TA45RUN <i2ta45></i2ta45>	$\sum$
TMRB0	TBORUN <i2tb0></i2tb0>	$\frac{1}{2}$
SIO0	SC0MQD1 <i2s0></i2s0>	$\frac{1}{1}$
SIO1	SC1MOD1 <i2s0></i2s0>	$\bigcirc$
AD converter	ADMOD1 <i2ad></i2ad>	
WDT	WDMOD <i2wdt></i2wdt>	

b. IDLE1: Only the oscillator to operate.

c. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.4.2.

	HALT Mode	IDLE2	IDLE1	STOP
SYS	SCR2 <haltm1:0></haltm1:0>		10	01
	CPU	Stop		-
	I/O ports	Maintain same state as when HALT instruct	tion was executed.	See Table 3.4.5,
				Table 3.4.6
Dissi	TMRA, TMRB			
Block	SIQ			
	AD converter	Can be selected	Stop	oped
	WDT			
$\wedge$	Interrupt controller	Operational		

# Table 3.4.2 1/O Operation during HALT Modes

(2) How to clear a HALT mode

The halt state can be cleared by a reset or by an interrupt request. The combination of the value in <IFF0:2> of the interrupt mask register and the current HALT mode determine in which ways the HALT mode may be cleared. The details associated with each type of halt state clearance are shown in Table 3.4.3.

• Clearance by interrupt request

Whether or not the HALT mode is cleared and subsequent operation depends on the status of the generated interrupt. If the interrupt request level set before execution of the HALT instruction is greater than or equal to the value in the interrupt mask register, the following sequence takes place: The HALT mode is cleared, the interrupt is then processed, and the CPU then resumes execution starting from the instruction following the HALT instruction. If the interrupt request level set before execution of the HALT instruction is less than the value in the interrupt mask register, the HALT mode is not cleared. (If a non-maskable interrupt is generated, the HALT mode is cleared and the interrupt processed, regardless of the value in the interrupt mask register.)

However, for INT0 to INT4 only, even if the interrupt request level set before execution of the HALT instruction is less than the value in the interrupt mask register, the HALT mode is cleared. In this case, the interrupt is not processed and the CPU resumes execution starting from the instruction following the HALT instruction. The interrupt request flag remains set to 1.

Note: Usually, interrupts can release all halts status. However, the interrupts (NMI, INT0 to INT4) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f<sub>EPH</sub>) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.) If another interrupt is generated after it has shifted to HALT mode completely, both applicable applicable applicable to the interrupt is

halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

• Clearance by reset

Any halt state can be cleared by a reset.

When STOP mode is cleared by a RESET signal, sufficient time (at least 3 ms) must be allowed after the reset for the operation of the oscillator to stabilize.

When a HALT mode is cleared by resetting, the contents of the internal RAM remain the same as they were before execution of the HALT instruction. However, all other settings are reinitialized. (Clearance by an interrupt affects neither the RAM contents nor any other settings – the state which existed before the HALT instruction was executed is retained.)


Status of Received Interrupt			Interrupt Enabled (Interrupt level) ≥ (Interrupt mask)			Interrupt Disabled (Interrupt level) < (Interrupt mask)		
		HALT Mode	IDLE2	IDLE1	STOP	IDLE2	IDLE1	STOP
e		NMI	•	•	*1	-	-	-
rano		INTWDT	•	×	×	<u> </u>	-	-
leai		INT0 to INT4 (Note)	•	•	*1	0	0	° <sup>*1</sup>
of Halt State Clearance	upt	INT5	•	×	×	×	×	×
Stat	Interrupt	INTTA0 to INTTA5	•	×	×		×	×
alt S	Int	INTTB00, INTTB01, INTTBOF0	•	×	×		×	×
Ξ		INTRX0, INTTX0	•	×	×	((//x))	×	×
		INTRX1, INTTX1	•	×	×	×	×	×
Source		INTAD	•	×	×	×	×	×
Ň		RESET		R	eset initia	lizes the LSI		

Table 3.4.3 Source of Halt State Clearance and Halt Clearance Operation

- •: After clearing the HALT mode, CPU starts interrupt processing.
- •: After clearing the HALT mode, CPU resumes executing starting from instruction following the HALT instruction.
- ×: Cannot be used to clear the HALT mode.
- -: The priority level (Interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.
- \*1: The HALT mode is cleared when the warm-up time has elapsed.
- Note: When the HALT mode is cleared by INT0 to INT4 interrupt of the level mode in the interrupt enabled status, hold the level until starting interrupt processing. Changing level before holding level, interrupt processing is correctly started.

(Example: Clearing TDLE1 mode)

An INTO interrupt clears the halt state when the device is in IDLE1 mode.



- (3) Operation
  - a. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.4.5 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.




Figure 3.4.5 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

b. IDLE1 mode

In IDLE1 mode, only the internal oscillator and the RTC continue to operate. The system clock in the MCU stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.4.6 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.




Figure 3.4.6 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

STOP mode c.

> When STOP mode is selected, all internal circuits stop, including the internal oscillator pin status in STOP mode depends on the settings in the SYSCR2<DRVE> register. Table 3.4.5, Table 3.4.6 summarizes the state of these pins in STOP mode.

> After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. See the sample warm-up times in Table 3.4.4.

> Figure 3.4.7 illustrates the timing for clearance of the STOP mode halt state by an interrupt.




Figure 3.4.7 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.4.4 Sample	Warm-up Times after Clea	rance of STOP Mode
		at f <sub>OSCH</sub> = 36 MHz
	SYSCR2 <wuptm1:0></wuptm1:0>	
01 (2 <sup>8</sup> )	10 (2 <sup>14</sup> )	11 (2 <sup>16</sup> )
7.1 μs	0.455 ms	1.820 ms

Table 2 / /	Sample Warm up	Times after Clearance of	OD Modo
1aule 3.4.4	Sample Warn-up	TITLES and Clearance OF	

						t Buffer State	1			
			When th	e CPU is		T mode		n HALT mo	de (STOP	)
	Input			rating		2/IDLE1)	<drv< td=""><td></td><td>1</td><td>) /E&gt;=0</td></drv<>		1	) /E>=0
Port Name	Function Name	During Reset	When Used as Function Pin	When Used as Input Port		When Used as Input Port	When Used as Function Pin	Used as	When Used as Function Pin	When Used as Input Port
-	D0-D7	OFF	*1	-	OFF	-	OFF	)7		-
P10-17	D8-D15		1	ON		OFF		OFF	OFF	
P53(*6)	BUSRQ	ON	ON		ON	ON	( ( ØN <	ON		OFF
P54(*6)	_	OFF	-	*2	-	OFF		OFF	-	011
P55(*6)	WAIT					((			OFF	
P56(*6)	INT0		ON	ON	ON	ON	<b>O</b> N	ON	ON	ON
P70	TAOIN		<b>O</b> N	ÖN					*3	
170	INT1					41/	>	$\mathcal{A}(1)$	ON	
P71	_		-	*2	-	OFF	-	OFF		
P72	INT2				()	7/5	~ (		> ON	
P73	TA4IN		ON	ON	ON	ON	ON	ON	*3	
170	INT3							<u> </u>	ON	
P74	-		-	*2	G	V OFF	P	OFF	-	
P75	INT4		ON		2 (ON		ÓN	)	ON	
P80(*6)	-		-	6	<u> </u>		$\overline{\bigcirc}$		-	
P81(*6)	RXD0	ON			$\searrow$	( (				
P82(*6)	SCLK0		ON		ÔŇ		ON		OFF	
1 02( 0)	CTS0				$\searrow$					
P83-P84(*6)	-		_		> - <	$\langle \rangle$	) –		_	OFF
P85(*6)	RXD1					ON	/	ON		OFF
P86(*6)	SCLK1		ON		ON		ON		OFF	
F 60( 0)	CTS1		(C	$( \land )$						
P87(*6)	-			$\mathcal{D}$	-		-		_	
P90	INT5		$\overline{\Omega}$			$\rightarrow$				
P93	TB0IN0	$\frown$	$(0^{0}N)$		ON	$\geq$	ON		OFF	
P94	TB0IN1				(7)	~				
P95-P96	-				$\langle - \rangle$		-		-	
PA0-PA2(*7)	AN0-AN2		*4		*4		*4		*4	
PA3(*7)	AN3		, T	*5			7		4	
	ADTRG	OFF	ON	, la	ON	OFF	ON	OFF	ON	
PA4-PA7(*7)	AN4-AN7		*4		*4		*4	ļ	*4	
PZ2-PZ3(*6)		$\searrow$	(	*2						
<b>BOOT</b> (*6)	- FC		4							
		))		$\searrow$	_		_	ON	_	ON
RESET (*6)			$( \bigcirc$	ON	_	ON	_	UN		UN
AM0,AM1	$\rightarrow$		$\wedge \bigcirc$	7						
X1		2	$\langle \rangle$					OFF		OFF

Table 3.4.5 Input buffer State Table	Table 3.4.5	Input	buffer	State	Table
--------------------------------------	-------------	-------	--------	-------	-------

ON: The buffer is always turned on. A current flows the \*1: The buffer is turned on if read external. input buffer if the input pin is not driven.

OFF: The buffer is always turned off.

-: No applicable

- \*2: The buffer is turned on if access port.
- \*3: The buffer is turned off if FC register is "0". The buffer is turned on if FC register is "1".
- \*4: The buffer is always enable to input.
- \*5: The buffer is turned on if read port.
- \*6: Port having a pull-up resistor.(Programmable)
- \*7: AIN input does not cause a current to flow through the buffer.

		Output Buffer State									
		When the CPU is			In HAL	In HALT mode		In HALT mode (STOP)			
Port	Output		Oper	ating	(IDLE2	/IDLE1)	<dr< td=""><td>VE&gt;=1</td><td><dr\< td=""><td>/E&gt;=0</td></dr\<></td></dr<>	VE>=1	<dr\< td=""><td>/E&gt;=0</td></dr\<>	/E>=0	
Name	Function	During	When	When	When	When	When		When	When	
Numb	Name	Reset	Used as	Used as	Used as	Used as	Used as	When Used	Used as	Used as	
			Function	Output	Function	Output	Function	as Output	Function	Output	
			Pin	Port	Pin	Port	Pin	Port	Pin	Port	
-	D0-D7	_	*1	-	OFF	-	OFF	((-))		-	
P10-P17	D8-D15		I	ON	011	ON		ON		OFF	
P20-P27	A16-A23			ON			$\langle (/$			OFF	
-	A8-A15						$\bigvee$	$\mathcal{I}$	OFF		
-	A0-A7	ON	ON		ON		ON				
-	RD			_		_	1 ( <i>)</i> )	> -		_	
-	WR					6			(		
P53	_		-		-	2	$\langle \rangle$	~(	-		
P54	BUSAK	-	ON		ON		ON		OFF		
P55-P56	_		-		-	$(\overline{\Omega})$	× _	$\langle  \rangle$	$\searrow$		
P60	CS0				ON	$\langle \vee \rangle$	$\Diamond$		6		
P61	CS1				$\square$						
P62	CS2	ON	ON		ON	$\searrow$	ON	$\sim$	OFF		
P63	CS3				$\mathcal{A}$		((				
P70	_		_		Ì	$\sim$			-		
P71	TA1OUT		0.1	((			$\left( \Omega \right) $		0.55		
P72	TA3OUT		ON	G	ON		ON	)	OFF		
P73	_		_	20	<u>&gt;-</u>		<u> </u>		-		
P74	TA5OUT		ON		> ON	$\langle \langle \rangle$	ON		OFF		
P75	_		-	( ) )	-		_/_		-		
P80	TXD0		ON		ON		V ON	ON	OFF	OFF	
P81	_		+ ( /	ON	_ <	ON	_		-		
P82	SCLK0			))	$\langle \cdot \rangle$	$\sum$					
P83	STS0		ON	$\sum$	QN	$\langle \rangle$	ON		OFF		
P84	TXD1		(// s)								
P85	_				(77)	$\sim$	_		-		
P86	SCLK1	K 14	(A)	$\sim$	$( \langle \rangle )$						
P87	STS1		ÓN		ON		ON		OFF		
P90	_		, <		$\geq$						
P93-P94	- ~ /		· _				-		-		
P95	TB0OUT0				>	1	ON	1			
P96	TB0OUT1	$\sim$	ON ()	~	ON		<u></u>	1	OFF		
PZ2	HWR	$\sim$	21				ON				
PZ3	$\sim -(-)$					1		1			
X2	16		( )	$\sim$	-		-	*3	-	*3	

#### Table 3.4.6 Output buffer State Table

ON: The buffer is always turned on. When the bus is \*1: The buffer is turned on if write external. released, however, output buffers for some pins are

turned off. OFF: The buffer is always turned off.

-: No applicable

\*2: Port having a pull-up resistor.(Programmable)\*3: The buffer output High level.

## 3.5 Interrupts

Interrupts are controlled by the CPU interrupt mask register SR<IFF2:0> and by the built-in interrupt controller.

The TMP91C829 has a total of 35 interrupts divided into the following five types:

- Interrupts generated by CPU: 9 sources (Software interrupts, illegal instruction interrupt)
- Interrupts on external pins ( <u>NMI</u> and INT0 to INT5): 7 sources
- Internal I/O interrupts: 19 sources

A (Fixed) individual interrupt vector number is assigned to each interrupt.

One of seven (Variable) priority level can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at 7 as the highest level.

When an interrupt is generated, the interrupt controller sends the piority of that interrupt to the CPU. If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU. (The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.


The interrupt mask register <IFF2:0> value can be updated using the value of the EI instruction (EI num sets <IFF2:0> data to num).

For example, specifying "EI 3" enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction ( $\langle IFF2:0 \rangle = 7$ ) is identical to the EI 7 instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 0 to 6. The EI instruction is valid immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/L1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1 or 2 or 4 bytes) automatically in micro DMA mode, therefore this mode is used for speed up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover, TMP91C829 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.5.1 shows the overall interrupt processing flow.



#### 3.5.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. That is also the same as TLCS-900/L and TLCS-900/H.

(1) The CPU reads the interrupt vector from the interrupt controller.

If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.

(The default priority is already fixed for each interrupt: The smaller vector value has the higher priority level.)

- (2) The CPU pushes the value of program counter (PC) and status register (SR) onto the stack area (Indicated by XSP).
- (3) The CPU sets the value which is the priority level of the accepted interrupt plus 1 (+1) to the interrupt mask register <IFF2:0>. However, if the priority level of the accepted interrupt is 7, the register's value is set to 7.
- (4) The CPU increases the interrupt nesting counter INTNEST by 1 (+1).
- (5) The CPU jumps to the address indicated by the data at address "FFFF00H + interrupt vector" and starts the interrupt processing routine. The above processing time is 18 states (1.0 μs at 36 MHz) as the best case (16-bit data bus width and 0 waits).

When the CPU completed the interrupt processing, use the RETI instruction to return to the main routine. RETI restores the contents of program counter (PC) and status register (SR) from the stack and decreases the interrupt nesting counter INTNEST by 1 (-1).

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request which has a priority level equal to or greater than the value of the CPU interrupt mask register <IFF2:0> comes out, the CPU accepts its interrupt. Then, the CPU interrupt mask register <IFF2:0> is set to the value of the priority level for the accepted interrupt plus 1 (+1).

Therefore, if an interrupt is generated with a higher level than the current interrupt during its processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying DI as the start instruction disables maskable interrupt nesting.

A reset initializes the interrupt mask register  ${\rm < IFF2:0>}$  to 111, disabling all maskable interrupts.

Table 3.5.1 shows the TMP91C829 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFFH (256 bytes) is assigned for the interrupt vector area.

Default Priority	Туре	Interrupt Source or Source of Micro DMA Request	Vector Value	Vector Reference Address	Micro DMA Start Vector
1		Reset or "SWI0" instruction	0000H	FFFF00H	-
2		"SWI1" instruction	0004H	FFFF04H	_
3		Illegal instruction or "SWI2" instruction	0008H	FFFF08H	_
4		"SWI3" instruction	000CH	FFFF0CH	_
5	Non-mask	"SWI4" instruction	0010H	FEFF10H	_
6	able	"SWI5" instruction	0014H	FFFF14H	_
7		"SWI6" instruction	0018Н (	FFFF18H	_
8		"SWI7" instruction	001CH	FFFF1CH	_
9		NMI : NMI pin input	0020H	FFFF20H	_
10		INTWD: Watchdog timer	0024H	FFFF24H	_
_		Micro DMA		-	_
11		INT0: INT0 pin input	0028H	FFFF28H	0AH
12		INT1: INT1 pin input	002CH	FFFF2CH	0BH
13		INT2: INT2 pin input	0030H	FFFF30H	0CH
10		INT3: INT3 pin input	0034H	FFFF34H	0DH
15		INT4: INT4 pin input	0038H	FEFF38H	0EH
15		INT5: INT5 pin input	003CH	EFFF3CH	0EH
10		(Reserved)	0040H	FFFF40H	10H
			$\frown$	$\sim$	10H 11H
18		(Reserved)	0044H	FFFF44H	
19		(Reserved)	0048H	FFFF48F	12H
20		INTTA0: 8-bit timer 0	004CH	FFFF4CH	13H
21		INTTA1: 8-bit timer 1	0050H	FFFF50H	14H
22		INTTA2: 8-bit timer 2	0054H	FFFF54H	15H
23		INTTA3: 8-bit timer 3	0058H	FFFF58H	16H
24		INTTA4: 8-bit timer 4	005CH	FFFF5CH	17H
25		INTTA5: 8-bit timer 5	0060H	FFFF60H	18H
26		(Reserved)	── 0064H	FFFF64H	19H
27		(Reserved)	0068H	FFFF68H	1AH
28		INTTB00: 16-bit timer 0 (TB0RG0)	006CH	FFFF6CH	1BH
29	Maskable	INTTB01: 16-bit timer 0 (TB0RG1)	0070H	FFFF70H	1CH
30		(Reserved)	0074H	FFFF74H	1DH
31		(Reserved)	0078H	FFFF78H	1EH
32	$\sim$	INTTBOF0: 16-bit timer 0 (Overflow)	007CH	FFFF7CH	1FH
33		(Reserved)	0080H	FFFF80H	20H
34		INTRX0: Serial receive (Channel 0)	0084H	FFFF84H	21H
35 🔨		INTTX0: Serial transmission (Channel 0)	0088H	FFFF88H	22H
36		INTRX1: Serial receive (Channel 1)	008CH	FFFF8CH	23H
37		INTTX1: Serial transmission (Channel 1)	0090H	FFFF90H	24H
38		(Reserved)	0094H	FFFF94H	25H
39		(Reserved)	0098H	FFFF98H	26H
39 40	$\sim$	INTAD: AD conversion end	009CH	FFFF9CH	2011 27H
40 41		INTAD. AD conversion end INTTCO: Micro DMA end (Channel 0)	009CH 00A0H	FFFFA0H	27H 28H
41		INTTC1: Micro DMA end (Channel 1)	00A0H 00A4H		20H 29H
				FFFFA4H	
43		INTTC2: Micro DMA end (Channel 2)	00A8H	FFFFA8H	2AH
44		INTTC3: Micro DMA end (Channel 3)	00ACH	FFFFACH	2BH
-		(Decer red)	00B0H	FFFFB0H	-
to		(Reserved)	to	to	to
-			00FCH	FFFFFCH	-

Table 3.5.1 TMP91C829 Interrupt Vectors and Micro DMA Start Vectors

#### 3.5.2 Micro DMA Processing

In addition to general-purpose interrupt processing, the TMP91C829 supprots a micro DMA function. Interrupt requests set by micro DMA perform micro DMA processing at the highest priority level (Level 6) among maskable interrupts, regardless of the priority level of the particular interrupt source. The micro DMA has 4 channels and is possible continuous transmission by specifing the say later burst mode.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU goes to a standby mode by HALT instruction, the requirement of micro DMA will be ignored (Pending).

#### (1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on  $\langle IFF2:0 \rangle = "7"$ 

The 4 micro DMA channels allow micro DMA processing to be set for up to 4 types of interrupts at any one time. When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared.

The data are automatically transferred once (1 or 2 or 4 bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by 1 (-1).

If the decreased result is 0, the micro DMA transfer end interrupt (INTTC0 to INTTC3) passes from the CPU to the interrupt controller. In addition, the micro DMA start vector register DMAnV is cleared to 0, the next micro DMA is disabled and micro DMA processing completes. If the decreased result is other than 0, the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTC0 to INTTC3) aren't generated.

If an interrupt request is triggered for the interrupt source in use during the interval between the clearing of the micro DMA start vector and the next setting, general-purpose interrupt processing executes at the interrupt level set. Therefore, if only using the interrupt for starting the micro DMA (Not using the interrupts as a general-purpose interrupt: level 1 to 6), first set the interrupts level to 0 (Interrupt requests disabled).

If using micro DMA and general-purpose interrupts together, first set the level of the interrupt used to start micro DMA processing lower than all the other interrupt levels (Note). In this case, the cause of general interrupt is limited to the edge interrupt.

The priority of the micro DMA transfer end interrupt (INTTC0 to INTTC3) is defined by the interrupt level and the default priority as same as the other maskable interrupt.

Note: If the priority level of micro DMA is set higher than that of other interrupts, CPU operates as follows. In case INTxxx interrupt is generated first and then INTyyy interrupt is generated between checking "Interrupt specified by micro DMA start vector" (in the Figure 3.5.1) and reading interrupt vector with setting below. The vector shifts to that of INTyyy at the time.

This is because the priority level of INTyyy is higher than that of INTxxx.

In the interrupt routine, CPU reads the vector of INTyyy because cheking of micro DMA has finished. And INTyyy is generated regardless of transfer counter of micro DMA.

- INTxxx: level 1 without micro DMA
- INTyyy: level 6 with micro DMA

If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (High) > Channel 3 (Low)).

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16 Mbytes (The upper eight bits of the 32 bits are not valid).


Three micro DMA transfer modes are supported: 1-byte transfer, 2-byte (One word) transfer, and 4-byte transfer. After a transfer in any mode, the transfer source/transfer destination addresses are increased, decreased, or remain unchanged.

This simplifies the transfer of data from I/O to memory, from memory to I/O. For details of the transfer modes, see (4) "Detailed description of the transfer mode register". As the transfer counter is a 16-bit counter, micro DMA processing can be set for up to 65536 times per interrupt source. (The micro DMA processing count is maximized when the transfer counter initial value is set to 0000H.)

Micro DMA processing can be started by the 23 interrupts shown in the micro DMA start vectors of Figure 3.5.1 and by the micro DMA soft start, making a total of 24 interrupts.

Figure 3.5.2 shows the word transfer micro DMA cycle in transfer destination address INC mode (except for counter mode, the same as for other modes).

(The conditions for this cycle are based on an external 16-bit bus, 0 waits, transfer source/transfer destination addresses both even numbered values.)



(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP91C829 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing 1 to each bit of DMAR register causes micro DMA once (If write 0 to each bitm micro DMA doesn't operate). At the end of transfer, the corresponding bit of the DMAR register is automatically cleared to 0.

Only one-channel can be set for micro DMA at once. (Do not write 1 to plural bits.)


When writing again 1 to the DMAR register, check whether the bit is 0 before writing 1. If read 1, micro DMA transfer isn't started yet.

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is 0 after start up of the micro DMA transfer counter doesn't change. Don't use Read-modify –write instruction to avoid writing to other bits by mistake.

Symbol	Name	Address	7	6	5		3	20		0
	5144	0011	/	/	$\langle$	$\mathbb{X}$	DMAR3	DMAR2	DMAR1	DMAR0
DMAR	DMA request register	st (Prohibit	/	/	$\neq$	$\checkmark$			N N	
					Ĭ.	./	0 ((	0	0	0
					$\mathcal{N}$	$\checkmark$		DMA re	equest	

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. Data setting for these registers is done by an "LDC cr,r" instruction.



(4) Detailed description of the transfer mode register

DMAM0			8 bits		hin an aintean scuite (	
DMAM3	0	0 0	Mode	Note: When setting a value in t bits.	nis register, write (	o to the upper 3
$\swarrow$					1	
			Number of Transfer Bytes	Mode Description	Number of Execution States	Minimum Execution Time at fc = 36 MHz
000 (Fixed)	000	00	Byte transfer	Transfer destination address INC mode I/O to memory (DMADn+) ← (DMASn)	8 states	444 ns
		01 10	Word transfer	$DMACn \leftarrow DMACn - 1$ If DMACn = 0, then INTTCn is generated.	12 states	667 ns
	001	00	4-byte transfer Byte transfer	Transfer destination address DEC mode I/O to memory (DMADn–) ← (DMASn)	8 states	444 ns
		01 10	Word transfer 4-byte transfer	$DMACn \leftarrow DMACn - 1$ If DMACn = 0, then INTTCn is generated.	12 states	667 ns
	010	00	Byte transfer	Transfer source address INC mode	8 states	444ns
		01	Word transfer	$(DMADn) \leftarrow (DMASn+)$ DMACn $\leftarrow$ DMACn - 1	12 states	667 ns
	011	10	4-byte transfer	If DMACn = 0, then INTTCn is generated.	(7/4)	
	011	00	Byte transfer	Transfer source address DEC mode	8 states	444ns
		01	Word transfer	(DMADn) ← (DMASn–) DMACn ← DMACn – 1	12 states	667 ns
	100	10 00	4-byte transfer Byte transfer	If DMACn = 0, then INTTCn is generated. Fixed address mode I/O to I/O	8 states	444 ns
		01	Word transfer	(DMADn) ← (DMASn–) DMACn ← DMACn – 1		
		10	4-byte transfer	If DMACn = 0, then INTTCn is generated.	12 states	667 ns
	101	00	Counter mode 		5 states	278 ns
				INTTCn is generated.		

Note 1: "n" is the corresponding micro DMA channels 0 to 3.

DMADn+/DMASn+: Post-increment (Increment register value after transfer)

DMADn-/DMASn-: Post-decrement (Decrement register value after transfer)

The I/Os in the table mean fixed address and the memory means increment (INC) or decrement (DEC) addresses.

Note 2: Execution time is under the condition of:

16-bit bus width (both translation and destination address area)/0 waits/

fc = 36 MHz/selected high-frequency mode (fc  $\times$  1)

Note 3: Do not use an undefined code for the transfer mode register except for the defined codes listed in the above table.

### 3.5.3 Interrupt Controller Operation

The block diagram in Figure 3.5.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 26 interrupt channels there is an interrupt request flag (Consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to zero in the following cases:

- When reset occurs
- When the CPU reads the channel vector after accepted its interrupt
- When executing an instruction that clears the interrupt (Write micro DMA start vector to INTCLR register)
- When the CPU receives a micro DMA request (when micro DMA is set)
- When the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTEOAD or INTE12). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupts (NMI pin interrupts and watchdog timer interrupts) are fixed at 7. If interrupt request with the same level are generated at the same time, the default priority (The interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simulateous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the status register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 (+1) in the CPU SR <IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has registers (4 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.5.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g., DMAS and DMAD) prior to the micro DMA processing.




Figure 3.5.3 Block Diagram of Interrupt Controller

Symbol	Name	Address	7	6	5	4	3	2	1	0
	INTE0			INT	AD	I		IN	ГО	
	&	0.011	IADC	IADM2	IADM1	IADM0	I0C	10M2	I0M1	IOMO
INTE0AD	INTAD	90H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
	INT1			IN	T2			- MA	FI	
	&		I2C	I2M2	I2M1	I2M0	I1C	I1M2	11M1	I1M0
INTE12	INT2	91H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
	INT3			IN	T4		$\sim$		<b>Г</b> З	
	&		I4C	I4M2	I4M1	I4M0	I3C	I3M2	I3M1	13M0
INTE34	INT4	92H	R		R/W		R	$\bigcirc$	R/W	
	enable		0	0	0	0	0		0	0
							$\sim$		Г5	
	INT5	0211			$\square$		15C	I5M2	15M1	I5M0
INTE5	enable	93H				$\searrow$	R	>	R/W	$\geq$
			/	/		$\downarrow$	( ) þ	$\langle 0 \rangle$	$\bigcirc$	0
	INTTA0			INTTA1	(TMRA1)	$\langle \rangle$		INTTAO (	TMRA0)	//
	&	0511	ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
NTETA01	INTTA1	95H	R		R/W		R		R/W	
	enable		0	0	0	0	0		0	0
	INTTA2			INTTA3	(TMRA3)	$\sim$		INTTA2 (	TMRA2)	
INTETA23	&	0611	ITA3C	ITA3M2	ITA3M1	ІТАЗМ0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETAZS	INTTA3	96H	R	~	R/W		R		R/W	
	enable		0	0	0	0	0	)) o	0	0
	INTTA4			INTTA5	(TMRA5)			INTTA4 (	TMRA4)	
	&	0711	ITA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
INTETA45	INTTA5	97H	R (	$( \langle \rangle )$	R/W		R		R/W	
	enable		0		0	0	0	0	0	0
·		•	$(\overline{\Omega})$	$\langle$	4	$\leq 1/$	-		•	
				)) ↑	6		"		1	
					-((/	<u> </u>				
					$\leftarrow$	9				
					$ \longrightarrow $					
			$\searrow$	IxxM	2 IxxI	/11 Ixx	MO	Fun	ction (Wr	ite)
	$\langle \rangle$	2		0	0	(	) Di	isables interrup	t requests	
	<	$\sim$		0	0			ets interrupt pri		o 1
	(F	$\sim$			1			ets interrupt pri		
$\sim$		))		0	1			ets interrupt pri		
	$\langle / \rangle$	$\mathcal{I}$	2 ((	1	0	(		ets interrupt pri		
$\langle -$	$ \rightarrow $	Interrupt	request flag	9 / 1	0		1 Se	ets interrupt pri	ority level to	5
			$\sim$	1	1	(	) S	ets interrupt pri	ority level to	0 6
			· //	1	1	I .	1 D	isables interrup		

(1) Interrupt priority setting registers

Symbol	Name	Address	7	6	5	4	3	2	1	0
	la ta munit			INTTB01	(TMRB0)			INTTB00	(TMRB0)	-
INTETB0	Interrupt enable	99H	ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
INTETOU	TMRB0	990	R		R/W		R		R/W	
	TIMITED		0	0	0	0	0	0	0	0
	Interrupt			(Rese	erved)			INTTBOF	(overflow)	
INTETB0V	enable	9BH					ITF0C	ITF0M2	ITF0M1	ITF0M0
INTEIDUV	TMRB0V	Эрп					R		R/W	
	(overflow)						0	0	0	0
	late un unt			INT	TX0		<	( ( // INT	RX0	
INTES0	Interrupt enable	9CH	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTLOU	serial 0	9011	R		R/W		R		R/W	
	Serial 0		0	0	0	0	0	) õ	0	0
	Interrupt			INT	1				RX1	
INTES1	Interrupt enable	9DH	ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	RX1M2	IRX1M1	IRX1M0
INTEOT	serial 1	5011	R		R/W	G	R		R/W	
	oonar i		0	0	0	0((/	ο	0		0
	INTTC0			INT	TC1		$\sum$		TCO	))
INTETC01	&	A0H	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITCOM1	ITC0M0
	INTTC1	AULI	R		R/W	$\sim$	R		R/W	-
	enable		0	0	0	0	0	0	/) o	0
	INTTC2			INT	тсз	$\searrow$	(		TC2	
INTETC23	&	A1H	ITC3C	ITC3M2	ITC3M1	ИТСЗМ0	ITC2C	ITC2M2	ITC2M1	ITC2M0
INTET025	INTTC3	AIII	R	<	R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
					$\gamma$					
					$\mathcal{I}$				1	
			•	$\overline{\langle } \rangle$		$\frown$				
				$\bigcirc$	•	$\sim$				
							$\rightarrow$			
		$\frown$		S IxxM	2 IxxN	11 IxxI	VI0	Fun	ction (Wr	ite)
			> > > > > > > > > > > > > > > > > > >	0	(0)	// 0	Disa	bles interrup	ot requests	
			1	0	<u> </u>	) 1	Sets	interrupt pr	iority level to	01
				0	1	0	Sets	s interrupt pr	iority level to	2
0 1 1 Sets interrupt priority level to 3										
Interrupt request flag										
	$\geq$		n request na	<sup>ag</sup> 1	0	1		s interrupt pr		
				_ 1	1	0		s interrupt pr		6
~	((			$\left( 1 \right)$	1	1	Disa	bles interrup	ot requests	
$\langle \langle \langle \rangle$			$\sim \sim$							

Symbol	Name	Address	7	6	5	4	3	2	1	0
			_	I2EDGE	I2LE	I1DGE	I1LE	<b>I0EDGE</b>	IOLE	NMIREE
						V	V			
	Interrupt	8CH	0	0	0	0	0	0	0	0
IIMC0	input mode		Write "0".	INT2EDGE	INT2EDGE	INT1EDGE	INT1EDGE	INT0EDGE	INT0	1: Operates
	control 0	RMW)		0: Rising	0: Edge	0: Rising	0: Edge	0: Rising	0: Edge	even on
				1: Falling	1: Level	1: Falling	1: Level	1: Falling	1: Level	rising +
									)~	falling edge
										of NMI
	level enable							(/ ))		
0		-								
1	H Level							$\langle \rangle$		
	level enable							2		
0		etect INT			٦ <sup>ˆ</sup>	~				
1	H Level							~		$\rightarrow$
INTO	level enable					$-\overline{\alpha}$				
0		etect INT					))	$\diamond$ (C		
1	H Level						)		$\leq \langle \rangle \rangle$	
NMI r	ising edge e	enable				$( \rightarrow )$		$\nearrow$		
0			tion at falling	edge	20			$(\bigcirc)$	v	
1			tion at rising/			$\sim$		$\sum J$		
	·					$\sim$	(7)	$\langle \wedge $		
					()	~ _	$\sim$ V/	))		

(2) External interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			/	I5EDGE	15LE	I4EDGE	I4ĻE	<b>I3EDGE</b>	I3LE	
	Interrupt	0.011	/		))	V	v V			
IIMC1	input	8DH (Prohibit		0	0	_0	0	0	0	
IIIVIC I	mode	(FIOHIDIC RMW)	(	INT5EDGE	INT5	INT4EDGE	INT4	INT3EDGE	INT3	
	control1	((((v)))		0: Rising	0: Edge	0: Rising	0: Edge	0: Rising	0: Edge	
			$(\alpha)$	1. Falling	1: Level 📿	1: Falling	1: Level	1: Falling	1: Level	
					$\bigcirc$	$\sim$				

INT5 le	evel enable	$-\overline{0}$
0	Edge detect INT	
1	H Level INT	
INT4 le	evel enable	
0	Edge detect INT	
1	H Level INT	$\searrow$
INT3 le	evel enable	
0	Edge detect INT	
1 <	HLevelINT	

When switching IIMC0 and IIMC1 registers, first every FC registers in port which built-in INT function set to 0.

Interrupt Pin	Mode		Setting Method
NMI		Falling edge	<nmiree> = 0</nmiree>
INIVII	Both falling and	rising edges	<nmiree> = 1</nmiree>
		Rising edge	<i0le> = 0, <i0edge> = 0</i0edge></i0le>
ΙΝΤΟ		Falling edge	<i0le> = 0, <i0edge> = 1</i0edge></i0le>
INTO		High level	<i0le> = 1, <i0edge> = 0</i0edge></i0le>
		Low level	<i0le> = 1, <i0edge> = 1</i0edge></i0le>
		Rising edge	<i1le> = 0, <i1edge> = 0</i1edge></i1le>
INT1		Falling edge	<i1le> = 0, <i1edge> = 1</i1edge></i1le>
		High level	<i1le> = 1, <i1edge> = 0</i1edge></i1le>
		Low level	12 </12 </13 </12 </13 </14 </14 </14 </14 </14 </14 </14 </14</td
		Rising edge	<l2le> = 0, <l2edge> = 0</l2edge></l2le>
INT2		Falling edge	<i2le> = 0, <i2edge> = 1</i2edge></i2le>
11112		High level	<i2le> = 1, <i2edge> = 0</i2edge></i2le>
		Low level	<i2le> = 1, <i2edge> = 1</i2edge></i2le>
		Rising edge	<i3le> = 0, <i3edge> = 0</i3edge></i3le>
INT3		Falling edge	<i3le> = 0, <i3edge> = 1</i3edge></i3le>
111 3		High level	<i3le> = 1, <i3edge> = 0</i3edge></i3le>
		Low level	<i3le> = 1, <i3edge> = 1</i3edge></i3le>
	1	Rising edge	<i4le> = 0, <i4edge> = 0</i4edge></i4le>
INT4		Falling edge	< 4LE>=0, < 4EDGE>=1
11N 1 4		High level	<i4le> = 1, <i4edge> = 0</i4edge></i4le>
		Low level	<i4le> = 1, <i4edge> = 1</i4edge></i4le>
		Rising edge	<i5le> = 0, <i5edge> = 0</i5edge></i5le>
	<b></b> (( ))	Falling edge	<i5le> = 0, <i5edge> = 1</i5edge></i5le>
INT5		High level	<l5le> = 1, <l5edge> = 0</l5edge></l5le>
	$\Box_{\bullet} \not\subset ( \land )$	Low level	<i5le> = 1, <i5edge> = 1</i5edge></i5le>

Setting functions on external interrupt pins

(3) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.5.1, to the register INTCLR.

For example, to clear the interrupt flag INT0, perform the following register operation after execution of the DI instruction.

INTCLR  $\leftarrow$  0AH Clears interrupt request flag INT0.

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Interrupt	88H		$\left  \begin{array}{c} \\ \\ \\ \end{array} \right $	CLRV5	CLRV4	CLRV3 V	CLRV2	CLRV1	CLRV0
INTCLR	clear control	_(Prohibit RMW)	$\searrow$		0	0	0	0	0	0
				$\langle \rangle$			Interrup	t vector		

(4) Micro DMA start vector registers

These registers assign micro DMA processing to sets which source corresponds to DMA. The interrupt source whose micro DMA start vector value matches the vector set in one of these registers is designated as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, in order for micro DMA processing to continue, the micro DMA start vector register must be set again during processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the lowest numbered channel takes priority.

Accordingly, if the same vector is set in the micro DMA start vector registers for two different channels, the interrupt generated on the lower-numbered channel is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel has not been set in the channel's micro DMA start vector register again, micro DMA transfer for the higher-numbered channel will be commenced. (This process is known as micro DMA chaining.)

Symbol	Name	Address	7	6	5	4	3	(2)	1	0
					DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMAQU	DMA0	0011	/			$\geq$	R/	w))		
DMA0V	start vector	80H	/			0	0	0	0	0
	Vector			$\backslash$			DMA0 sta	art vector		
	<b>D</b> 1111			H	DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	DMA1	81H		Å	ノ		R/	W		
DIVIATV	start vector	011		$\mathcal{A}$	0	0	0	0	0	0
	VCCIO			X		$\sim$	DMA1 sta	art vector		
	DMAG		$\langle k \rangle$		DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA2	82H	¥	Į.	(	$\langle \rangle$	R/	W		
DIVIAZV	start vector	0211	1	$\neq$	0	0	0	0	0	0
	VCCIO				$\sum V$	))	DMA2 sta	art vector		
	DMAG		$\mathbb{Z}$	/	DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	DMA3	83H	$\downarrow$	Ţ	$\square$		R/	W		
DIVIASV	start vector		-		0	0	0	0	0	0
	VCCIO	$\sum$			$\geq$		DMA3 sta	art vector		

(5) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches zero. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMA	0011		/			DMAR3	DMAR2	DMAR1	DMAR0
DMAR	software	89H (Prohibit					R/W	R/W	R/W	R/W
DIVIAR	request	(Prohibit RMW)					0	0	0	0
	register		/	/	/			1: DMA soft	ware request	
	5144					/	DMAB3	DMAB2	DMAB1	DMAB0
DMAB	DMA burst 8AH		/	/	/		R/W			
DIVIAD	burst register	олп	/	/	/	/	0	0	0	0
	register							1:DMA bu	rst request	

#### (6) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore if, immediately before an interrupt is generated, the CPU fetches an instruction which clears the corresponding interrupt request flag (Note), the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0008H and jump to interrupt vector address FFFF08H.

To avoid the avobe problem, place instructions that clear interrupt request flags after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 1 instructions (ex. "NOP" \* 1 time). If placed EI instruction without waiting NOP instruction after execution of clearing instruction, interrupt will be enable before request flag is cleared.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, take care as the following 2 circuits are exceptional and demand special attention.

INTO to INT5 level mode	In level mode INT0 is not an edge-triggered interrupt. Hence, in level mode the interrupt request flip-flop for INT0 does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically. (For example: In case of INT0) If the CPU enters the interrupt response sequence as a result of INT0 going from 0 to 1, INT0 must then be held at 1 until the interrupt response sequence has been completed. If INT0 is set to level mode so as to release a halt state, INT0 must be held at 1 from the time INT0 changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INT0 to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC0), 00H; Switches interrupt input mode from level mode to edge mode.
	LD (INTCLR), 0AH; Clears interrupt request flag. NOP ; Wait EI instruction EI
INTRX	The interrupt request flip-flop can only be cleared by a reset or by reading the Serial Channel Receive Buffer. It cannot be cleared by writing INTCLR register.

- Note: The following instructions or pin input state changes are equivalent to instructions which clear the interrupt request flag.
- INT0 to INT5: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

The pin input changes from high to low after an interrupt request has been generated in level mode. (H  $\rightarrow$  L)

INTRX: Instructions which read the receive buffer.

# 3.6 Port Functions

The TMP91C829 features 53 bit settings which relate to the various I/O ports.

As well as general-purpose I/O port functionality, the port pins also have I/O functions which relate to the built-in CPU and internal I/Os. Table 3.6.1 lists the functions of each port pin. Table 3.6.2 lists the I/O registers and their specifications.

Port Name	Pin Name	Number of Pins	Direction	R	Direction Setting Unit	Pin Name for Internal Function
Port 1	P10 to P17	8	I/O	-	Bit	D8 to D15
Port 2	P20 to P27	8	Output	-	Bit	A16 to A23
Port 5	P53	1	I/O	1	Bit	BUSRQ
	P54	1	I/O	1	Bit	BUSAK
	P55	1	I/O	1	Bit	WAIT
	P56	1	I/O	1	Bit	INTO
Port 6	P60	1	Output	-	Bit	CSO
	P61	1	Output	-	Bit	CS1
	P62	1	Output	-	Bit	CS2
	P63	1	Output	-6	Bit	CS3
Port 7	P70	1	I/O	20	Bit	TA0IN/INT1
	P71	1	I/O	$\langle - \rangle$	Bit	TAIOUT
	P72	1	I/O		Bit	TA3OUT/INT2
	P73	1	I/O (	$\left  - \right\rangle$	Bit	TA4IN/INT3
	P74	1	1/0	$\rightarrow$	Bit	TA5OUT
	P75	1	.//O	>-	Bit	INT4
Port 8	P80	1	I/O	1	Bit	TXD0
	P81	1	(/Q) ~~	1	Bit	RXD0
	P82	1		1	Bit	SCLK0/ CTS0
	P83	1	7 1/0	1	Bit	STSO
	P84	1 ((	I/O	1	Bit	TXD1
	P85	1	<i>I/</i> O	$\uparrow$	Bit	RXD1
	P86	(77)	I/O		Bit	SCLK1/CTS1
	P87		I/O		Bit	STS1
Port 9	P90		I/O (	]/{	Bit	INT5
	P93		WO	$\langle - \rangle$	Bit	TB0IN0
	P94	1	I/O		Bit	TB0IN1
	P95	1	40	<u> </u>	Bit	TB0OUT0
	P96	1	1/0	-	Bit	TB0OUT1
Port A	PA3	1	Input	-	(Fixed)	ADTRG
	PA0 to PA7	7	Input	-	(Fixed)	AN0 to AN7
Port Z	PZ2	1 🗸	I/O	1	Bit	HWR
$ \land  $	PZ3	1	I/O	1	Bit	

Table 3.6.1 Port Functions (R:  $\uparrow$  = with programmable pull-up resistor)

Dort	Nomo	Specification	1/0	O Registe	rs
Port	Name	Specification	Pn	PnCR	PnFC
Port 1	P10 to P17	Input port	Х	0	0
		Output port	Х	1	0
		D8 to D15 bus	$\langle \mathbf{x} \rangle$	1	1
Port 2	P20 to P27	Output port	X	1	0
		A16 to A23 output	X	1	1
Port Z	PZ2	Input port (without PU)	0	0	0
		Input port (with PU)	(7/1∖)	0	0
		Output port	$(\mathbf{x})$	1	0
		HWR output	X	1	1
	PZ3	Input port (without PU)	) V 0	0	
		Input port (with PU)	1	0	None
		Output port	Х	(1)	
Port 5	P53	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	() x (		0
		BUSRQ input (without PU)	0	50/	1
		BUSRQ input (with PU)	$\langle  \rangle$	Ó	1
	P54	Input port (without PU)	$(\bigcirc)$	0	0
		Input port (with PU)		0	0
		Output port	X	1	0
		BUSAK output	Лх	1	1
	P55	Input port/WAIT input (without PU)	0	0	
		Input port/WAIT input (with PU)	1	0	None
		Output port	Х	1	
	P56	Input port/INT0 input (without PU)	0	0	1
		Input port/INT0 input (with PU)	1	0	1
		Output port	Х	1	0
Port 6	P60 to P63	Output port	Х		0
	P60	CS0 output	Х		1
	P61	CS1 output	Х	None	1
	P62	CS2 output	Х		1
	P63	CS3 output	Х		1
Port 7	P70 to P75	Input port	Х	0	0
~	× ×	Output port	Х	1	0
	P70	TA0IN input	Х	0	None
		INT1 input	Х	0	1
. ((	P71	TA1OUT output	Х	1	1
$\langle \langle $	P72	TA3OUT output	Х	1	1
		INT2 input	Х	0	1
$\langle - \rangle$	P73	TA4IN input	Х	0	None
	2	INT3 input	Х	0	1
$\sim$	P74	TA5OUT output	Х	1	1
	P75	INT4 input	Х	0	1

	1/0 Deviators and Their Orestifications (4)	<u>_</u>
Table 3.6.2	I/O Registers and Their Specifications (1/2	Z)

X: Don't care

Dort	Nomo	Specification	I/	O Registe	rs
Port	Name	Specification	Pn	PnCR	PnFC
Port 8	P80	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	$\langle \mathbf{x} \rangle$	1	0
		TXD0 output	X	1	1
	P81	Input port/RXD0 input (without PU)	(0	0	
		Input port/RXD0 input (with PU)		0	None
		Output port	$7\lambda$	1	
	P82	Input port/SCLK0/CTS0 input (without PU)	V( 0)	0	0
		Input port/SCLK0/CTS0 input (with PU)	$\square$	0	0
		Output port	X	1	0
		SCLK0 output	ХX	1	1
	P83	Input port (without PU)	0	0	0
		Input port (with PU)	1	20	> o
		Output port	X	$\langle \rangle \rangle$	0
		STS0 output	∧ x ((	))n	1
	P84	Input port (without PU)	0	(0)	0
		Input port (with PU)	_1	C C	0
		Output port	$(\mathbf{X})$	1	0
		TXD1 output	$(\mathbf{x})$	1	1
	P85	Input port/RXD1 input (without PU)	70	0	
	FOJ	Input port/RXD1 input (with PU)	$)_1$	0	None
		Output port	x	1	None
	P86	Input port/SCLK1/CTS1 input (without PU)	0	0	0
	P00	Input port/SCLK1/CTS1 input (without P0)	1	0	0
			X	1	0
		Output port			
	D07		X 0	1 0	1
	P87	Input port (without PU) Input port (with PU)			0
	((		1	0	0
		Output port	X	1	0
Dart 0	DOD		X	1	1
Port 9	P90	Input port	X X	0	0
		Output port		1	0
		INT5 input	X	0	1
$\sim$	P93 to P96	Input port	X	0	
		Output port	X	1	None
	P93	TB0IN0 input	X	0	
~ ((	P94	TB0IN1 input	X	0	
	P95	TB0QUT0 output	X	1	1
	P96	TB0OUT1 output	X	1	1
Port A	PA3	Unput port	X	-	
		ADTRG input	Х	No	ne
$\rightarrow$	PA0 to PA7	Vinput port	Х	4	
		AN0 to AN7	Х		

Table 3.0.3 I/O Registers and their opecifications $(Z/Z)$	Table 3.6.3	I/O Registers and Their Specifications	(2/2)
--	-------------	--	-------

X: Don't care

- Note 1: When PA1 to PA4 are used as AD converter input channels, a 3-bit field in the AD mode control register ADMOD1<ADCH2:0> is used to select the channel.
- Note 2: When PA0 is used as the ADTRG input, ADMOD1<ADTRGE> is used to enable external trigger input.

After a reset the port pins listed below function as general-purpose I/O port pins.

A reset sets I/O pins which can be programmed for either input or output to be input port pins.

Setting the port pins for internal function use must be done in software.

#### Note about bus release and programmable pull-up I/O port pins

When the bus is released (e.g., when  $\overline{BUSAK} = 0$ ), the output buffers for D0 to D15, A0 to A23, and the control signals ( $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{HWR}$  and  $\overline{CS0}$  to  $\overline{CS3}$ ) are off and are set to high-impedance.

However, the output of built-in programmable pull-up resistors are kept before the bus is released. These programmable pull-up resistors can be selected on/off by programmable when they are used as the input ports.

When they are used as output ports, they cannot be turned on/off in software.

Table 3.6.4 shows the pin states after the bus has been released.

Pin Names	Pin State	e (after bus release)
Fininames	Used as Port	Used for Function
P10 to P17	Unchanged	High-impedance (High-Z)
(D8 to D15)	(e.g., not set to high-impedance (High-Z))	
P20 to P27	Unchanged	First all bits are set high, then they are set to
(A16 to 23)	(e.g., not set to high-impedance (High-Z))	high-impedance (High-Z).
		$\uparrow$
PZ2 (HWR)		The output buffer is set to off.
		The programmable pull-up resistor is set to on
		irrespective of the output latch.
P60 ( CS0 )		
P61 ( CS1 )		*
P62 ( CS2 )		
P63 ( CS3 )		

## Table 3.6.4 Pin States (after bus release)

Figure 3.6.1 shows an example external interface circuit when the bus release function is used.

When the bus is released, neither the internal memory nor the internal I/O can be accessed. However, the internal I/O continues to operate. As a result, the watchdog timer also continues to run. Therefore, the bus release time must be taken into account and care must be taken when setting the detection time for the WDT.




Figure 3.6.1 Interface Circuit Example (Using bus release function)

The above circuit is necessary to set the signal level when the bus is released.

A reset sets ( $\overline{\text{RD}}$ ) and ( $\overline{\text{WR}}$ ), P60 ( $\overline{\text{CS0}}$ ), P61 ( $\overline{\text{CS1}}$ ), P62 ( $\overline{\text{CS2}}$ ), P63 ( $\overline{\text{CS3}}$ ) to output, and PZ2 ( $\overline{\text{HWR}}$ ) and P54 ( $\overline{\text{BUSAK}}$ ) to input with pull-up resistor.

### 3.6.1 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P1CR. Resetting, the control register P1CR to 0 and sets port 1 to input mode.

In addition to functioning as a general-purpose I/O port, port 1 can also function as an address data bus (D8 to D15).

In case of AM1 = 0, and AM = 1 (outside 16-bit data bus), port 1 always functions as the data bus (D8 to D15) irrespective of the setting in P1CR control register.





Figure 3.6.3 Register for Port 1

# 3.6.2 Port 2 (P20 to P27)

Port 2 is an 8-bit output port. In addition to functioning as a output port, port 2 can also function as an address bus (A16 to A23).

Each bit can be set individually for address bus using the function register P2FC. Resetting sets all bits of the function register P2FC to 1 and sets port 2 to address bus.




Note: Read-modify-write is prohibited for P2FC.

Figure 3.6.5 Register for Port 2

### 3.6.3 Port 5 (P53 to P56)

Port 5 is an 4-bit general-purpose I/O port. I/O is set using control register P5CR and P5FC. Resetting resets all bits of the output latch P5 to 1, the control register P5CR and the function register P5FC to 0 and sets P52 to P56 to input mode with pull-up register.

In addition to functioning as a general-purpose I/O port, port 5 also functions as I/O for the CPU's control/status signal.







Figure 3.6.8 Port 55




				1 011 0	Register				
		7	6	5	4	3	2	1	0
P5	Bit symbol		P56	P55	P54	P53			
(000DH)				R	/W				
	After reset			Data from	external port				
			(O	utput latch re	gister is set to	1.)			
	Function		0(Output	latch register	): Pull-up resis	stor OFF			
			1(Output	latch register	): Pull-up resis	stor ON	Ĉ		
								)7	
				Port 5 Co	ntrol Regist	er	(7)		
		7	6	5	4	3	2	1	0
P5CR	Bit symbol		P56C	P55C	P54C	P530	$\sim$	/	
(0010H)					W		JK_		$\sim$
	After reset		0	0	0	0	$\sim$		
	Function			0: Input	1: Output	41	$\rangle$	$\lambda$	
						$\overline{//}$		$\langle \rangle$	~
					1 ((	7/5		$\bigcirc$	
							etting	$\leq 1/n$	
						0	Input	<u> </u>	
						$\rightarrow$ 1	Output	$\diamond$	
					$\mathcal{A}(\mathcal{N})$	<u> </u>			
						. /		/	
					ction Regis				
		7	6	5	4	3	2	1	0
P5FC	Bit symbol		P56F	$\mathcal{N}$	P54F	P53F			
(004411)						• >			
(0011H)	Read/Write		W	$\sim$		V)			
(0011H)	After reset		0		0	0			
(0011H)	rtoad, mito		0 0: Port	$\bigcirc$	0 0: Port	0 0: Port			
(0011H)	After reset		0 0: Port 1: INT0		0	0			
(0011H)	After reset Function		0 0: Port 1: INT0 input		0 0: Port 1: BUSAK	0 0: Port			
	After reset Function	modify-write	0 0: Port 1: INT0	or register P5	0 0: Port 1: BUSAK	0 0: Port			
	After reset Function Note 1: Read-		0 0: Port 1: INT0 input		0 0: Port 1: BUSAK CR, P5FC.	0 0: Port 1: BUSRQ	pull-up resist	tor. Read-mo	dify-write is
	After reset Function Note 1: Read- Note 2: When	port 5 is us	0 0: Port 1: INT0 input is prohibited fined in the input	it mode, P5 i	0 0: Port 1: BUSAK CR, P5FC, register contro	0 0: Port 1: BUSRQ			
	After reset Function Note 1: Read- Note 2: When prohib	port 5 is us ited in the inp	0 0: Port 1: INT0 input is prohibited fe	it mode, P5 i	0 0: Port 1: BUSAK CR, P5FC, register contro	0 0: Port 1: BUSRQ			
	After reset Function Note 1: Read- Note 2: When prohib the in	port 5 is us ited in the inp out pin.	0 0: Port 1: INT0 input is prohibited fi sed in the inpu	it mode, P5 i e I/O mode. S	0 0: Port 1: BUSAK CR, P5FC. register contro etting the built	0 0: Port 1: BUSRQ Is the built-in -in pull-up res	istor may be d	lepended on t	he states of
	After reset Function Note 1: Read- Note 2: When prohib the in Note 3: When	port 5 is us ited in the inp out pin.	0 0: Port 1: INT0 input is prohibited fined in the input	it mode, P5 i e I/O mode. S	0 0: Port 1: BUSAK CR, P5FC. register contro etting the built	0 0: Port 1: BUSRQ Is the built-in -in pull-up res	istor may be d	lepended on t	he states of
	After reset Function Note 1: Read- Note 2: When prohib the in	port 5 is us ited in the inp out pin.	0 0: Port 1: INT0 input is prohibited fi sed in the inpu	it mode, P5 i e I/O mode. S	0 0: Port 1: BUSAK CR, P5FC. register contro etting the built	0 0: Port 1: BUSRQ Is the built-in -in pull-up res	istor may be d	lepended on t	he states of
	After reset Function Note 1: Read- Note 2: When prohib the in Note 3: When	port 5 is us ited in the inp out pin.	0 0: Port 1: INT0 input is prohibited fi sed in the inpu	it mode, P5 i e I/O mode. S	0 0: Port 1: BUSAK CR, P5FC. register contro etting the built	0 0: Port 1: BUSRQ Is the built-in -in pull-up res	istor may be d	lepended on t	he states of
	After reset Function Note 1: Read- Note 2: When prohib the in Note 3: When	port 5 is us ited in the inp out pin.	0 0: Port 1: INT0 input is prohibited fr ed in the inpu put mode or the sed as a WAIT	it mode, P5 r e I/O mode. S pin, set P50	0 0: Port 1: BUSAK CR, P5FC. register contro retting the built	0 0: Port 1: BUSRQ Is the built-in -in pull-up res	istor may be d	lepended on t	he states of
	After reset Function Note 1: Read- Note 2: When prohib the in Note 3: When	port 5 is us ited in the inp out pin.	0 0: Port 1: INT0 input is prohibited fr ed in the inpu put mode or the sed as a WAIT	it mode, P5 r e I/O mode. S pin, set P50	0 0: Port 1: BUSAK CR, P5FC. register contro etting the built	0 0: Port 1: BUSRQ Is the built-in -in pull-up res	istor may be d	lepended on t	he states of
	After reset Function Note 1: Read- Note 2: When prohib the in Note 3: When	port 5 is us ited in the inp out pin.	0 0: Port 1: INT0 input is prohibited fr ed in the inpu put mode or the sed as a WAIT	it mode, P5 r e I/O mode. S pin, set P50	0 0: Port 1: BUSAK CR, P5FC. register contro retting the built	0 0: Port 1: BUSRQ Is the built-in -in pull-up res	istor may be d	lepended on t	he states of
	After reset Function Note 1: Read- Note 2: When prohib the in Note 3: When	port 5 is us ited in the inp out pin.	0 0: Port 1: INT0 input is prohibited fr ed in the inpu put mode or the sed as a WAIT	it mode, P5 r e I/O mode. S pin, set P50	0 0: Port 1: BUSAK CR, P5FC. register contro retting the built	0 0: Port 1: BUSRQ Is the built-in -in pull-up res	istor may be d	lepended on t	he states of
	After reset Function Note 1: Read- Note 2: When prohib the in Note 3: When	port 5 is us ited in the inp out pin.	0 0: Port 1: INT0 input is prohibited fr ed in the inpu put mode or the sed as a WAIT	it mode, P5 r e I/O mode. S pin, set P50	0 0: Port 1: BUSAK CR, P5FC. register contro retting the built	0 0: Port 1: BUSRQ Is the built-in -in pull-up res	istor may be d	lepended on t	he states of
	After reset Function Note 1: Read- Note 2: When prohib the in Note 3: When	port 5 is us ited in the inp out pin.	0 0: Port 1: INT0 input is prohibited fr ed in the inpu put mode or the sed as a WAIT	it mode, P5 r e I/O mode. S pin, set P50	0 0: Port 1: BUSAK CR, P5FC. register contro retting the built	0 0: Port 1: BUSRQ Is the built-in -in pull-up res	istor may be d	lepended on t	he states of
	After reset Function Note 1: Read- Note 2: When prohib the in Note 3: When	port 5 is us ited in the inp out pin.	0 0: Port 1: INT0 input is prohibited fr ed in the inpu put mode or the sed as a WAIT	it mode, P5 r e I/O mode. S pin, set P50	0 0: Port 1: BUSAK CR, P5FC. register contro retting the built	0 0: Port 1: BUSRQ Is the built-in -in pull-up res	istor may be d	lepended on t	he states of
	After reset Function Note 1: Read- Note 2: When prohib the in Note 3: When	port 5 is us ited in the inp out pin.	0 0: Port 1: INT0 input is prohibited fr ed in the inpu put mode or the sed as a WAIT	it mode, P5 r e I/O mode. S pin, set P50	0 0: Port 1: BUSAK CR, P5FC. register contro retting the built	0 0: Port 1: BUSRQ Is the built-in -in pull-up res	istor may be d	lepended on t	he states of

#### 3.6.4 Port 6 (P60 to P63)

Port 6 is a 4-bit output port. When reset, the P62 latch is cleared to 0 while the P60 to P63 output latches are set to 1.

In addition to functioning as an output port, this port can output standard chip select signals ( $\overline{CS0}$  to  $\overline{CS3}$ ). These settings are made by using the P6FC register. When reset, the P6FC register has all of its bits cleared to 0, so that the port is set for output mode.




			Port 6	Register				
	7	6	5	4	3	2	1	0
6 Bit symbol					P63	P62	P61	P60
0012H) Read/Write						R/	N	i
After reset					1	0	1	1
			Port 6 Fund	ction Regis	ter			
	7	6	5	4	3	2	J) 1	0
6FC Bit symbol					P63F	P62F	P61F	P60F
015H) Read/Write						_((//))v	V	
After reset					0	0	0	0
Function						0: Port 1	1: CS	
		Figu	re 3.6.13 F	Register for	Port 6	0 Port ( 1 CS0 0 Port ( 1 CS1 0 Port ( 1 CS3 0 Port ( 1 CS3	P61) P62)	

## 3.6.5 Port 7 (P70 to P75)

Port 7 is a 6-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets port 7 to be an input port. In addition to functioning as a general-purpose I/O port, the individual port can also have the following functions: Port 70 and 73 can function as the inputs TA0IN and TA4IN to the 8-bit timer, and port 71, 72 and 74 can function as the 8-bit timer outputs TA1OUT, TA3OUT and TA5OUT. For each of the output pins, timer output can be enabled by writing a 1 to the corresponding bit in the port 7 function register (P7FC).

Resetting resets all bits of the registers P7CR and P7FC to 0, and sets all bits to be input port pins.






Figure 3.6.16 Port 72

/			Port 7	Register				
	7	6	5	4	3	2	1	0
Bit symbol		/	P75	P74	P73	P72	P71	P70
H) Read/Write					R	/W		
After reset			D	ata from exte	ernal port (Οι	itput latch regi	ister is set to ?	1.)
			Port 7 Con	ntrol Regis	ter			
	7	6	5	4	3	2	D <sup>2</sup> 1	0
Bit symbol			975C		P73C	P720	P71C	P70
H) Read/Write	$\sim$	$\sim$	F75C	F740	A	W	FIIC	F70
After reset		$\sim$	0	0	0		0	0
Function				0		1: Output	0	0
						$\bigcirc$		
					Port	7 I/O setting		$\rightarrow$
				((	7707		$\langle \rangle$	
				()	/O)—		YA	
						$\sim$	301	
			Port 6 Fund	ction Regis	ster	R	$\searrow$	
	7	6	5	$\langle 4 \rangle$	3	2	) 1	0
Bit symbol		P72F2	P75F	P74F	P73F	P72F1	P71F	P70
H) Read/Write		W	(N	v	W	$\langle / \rangle$	W	W
After reset		0		0	0	0	0	0
Function	l	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
	l	1: INT2	1: INT4	1: TA5OUT	1: INT3	1: TA3OUT	1: TA1OUT	1: INT1
		input	( (input) )			/		
					input		1	input
		( (	7	$\land$				input
Note: Read-mod		rohibited for t	he registers					input
Note: Read-moo P7CR and		rohibited for t	he registers			ng P71 as time	er output 1	<u>input</u>
		prohibited for t	he registers				er output 1	
		prohibited for t	he registers		Settin P7F	C <p71f></p71f>	er output 1	1
			he registers		Settin P7F P7C			1
		rohibited for t	the registers		Settin P7F P7C Settin	C <p71f> R<p71c></p71c></p71f>		
			the registers		Settin P7F P7C Settin P7C	C <p71f> R<p71c> ng P72 as time</p71c></p71f>		
			the registers		Settin P7F P7C Settin P7F P7C Settin	C <p71f> R<p71c> ng P72 as time C<p72f1> R<p72c> ng P74 as time</p72c></p72f1></p71c></p71f>	er output 3	
		rohibited for t	the registers		Settin P7F P7C Settin P7F P7C Settin P7F	C <p71f> R<p71c> ng P72 as time C<p72f1> R<p72c> ng P74 as time C<p74f></p74f></p72c></p72f1></p71c></p71f>	er output 3	
		rohibited for t	the registers		Settin P7F P7C Settin P7F P7C Settin P7F	C <p71f> R<p71c> ng P72 as time C<p72f1> R<p72c> ng P74 as time</p72c></p72f1></p71c></p71f>	er output 3	
		rohibited for t	the registers		Settin P7F P7C Settin P7F P7C Settin P7F	C <p71f> R<p71c> ng P72 as time C<p72f1> R<p72c> ng P74 as time C<p74f></p74f></p72c></p72f1></p71c></p71f>	er output 3	
			ure 3.6.17 F	Register fo	Settin P7F P7C Settin P7F P7C Settin P7F P7C	C <p71f> R<p71c> ng P72 as time C<p72f1> R<p72c> ng P74 as time C<p74f></p74f></p72c></p72f1></p71c></p71f>	er output 3	1 1 1 1 1

#### 3.6.6 Port 8 (P80 to P87)

Port 80 to 87 constitute a 8-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets P80 to P87 to be an input port. It also sets all bits of the output latch register to 1.


In addition to functioning as general-purpose I/O port, P80 to P87 can also function as the I/O for serial channels 0. These function can be enabled for I/O by writing a 1 to the corresponding bit of the port 8 function register (P8FC).

Resetting resets all bits of the registers P8CR and P8FC to 0 and sets all bits to be input port (with pull-up resistors).

#### (1) Port 80 (TXD0), 84 (TXD1)

As well as functioning as I/O port, port 80, 84 can also function as serial channel TXD output pins.

These port feature a programmable open-drain function.



(2) Port 81 (RXD0), 85 (RXD1)

Port 81, 85 are I/O port and can also be used as RXD input pin for the serial channels.





Figure 3.6.20 Port 82, 86

(4) Port 83 ( $\overline{\text{STS0}}$ ), 87 ( $\overline{\text{STS1}}$ )

Port 83, 87 are I/O port and can also be used as  $\overline{\text{STS}}$  output for the received data request signal.








Figure 3.6.22 Register for Port 8


#### 3.6.7 Port 9 (P90, P93 to P96)

Port 9 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output, Resetting sets port 9 to be an input port, it also sets all bits in the output latch register P9 to 1. In additon to functioning as a general-purpose I/O port, the various pins of port 9 can also function as the clock input for the 16-bit timer flipflop putput, on as input INT5. These functions cn be enabled by writing a 1 to the corresponding bits in the port 9 function registers (P9FC).










# 3.6.8 Port A (PA0 to PA7)

Port A is an 8-bit input port and can also be used as the analog input pins for the internal AD converter.



## 3.6.9 Port Z (PZ2, PZ3)

Port Z is a 4-bit general-purpose I/O port. I/O is set using control register PZCR and PZFC. Resetting resets all bits of the output latch PZ to 1, the control register PZCR and the function register PZFC to 0 and sets PZ2 and PZ3 to input mode with pull-up register.

In addition to functioning as a general-purpose I/O port. Port Z also functions as I/O for the CPU's control/status signal.




Figure 3.6.29 Port Z3

_				Port Z	Register				
		7	6	5	4	3	2	1	0
ΡZ	Bit symbol					PZ3	PZ2		
(007DH)	Read/Write					R/	N		
	After reset		$\searrow$			Data from ex		$\searrow$	
							h register is		
l						set to 1.)	-6		
								$\mathcal{Y}$	
r		-	0	Port Z Cor					_
<b>D7</b> 0D		7	6	5	4	3	2	1	0
( · · · ·	Bit symbol					PZ3	PZ2		
(007 EF)	noud/mino					N			
ŀ	After reset					0	0		
L	Function					0: Input	r: Output		7
					6	$\overline{\gamma}$		5	
						$\langle \rangle \rangle$	$\diamond$ (		
						Cottin	port Z as I/C	30	
					20				
					$\langle \rangle \rangle$	0	Input	)	
						1	Output	/	
				Port Z Cor	ntrol Regist	ter	[]		
[		7	6	5	<u> </u>	3	2	1	0
PZFC	Bit symbol					$\int$	PZ2F		
							W		
/					/	$\sim$			
/		$\mathbb{N}$	//			$\sim$	0		
(007FH)	Read/Write						0 0: Port		
(007FH)	Read/Write After reset			$\mathcal{A}$			0		
(007FH)	Read/Write After reset Function			$\sum$			0 0: Port		
(007FH)	Read/Write After reset Function	ad-modifyw	ite is prohibit	ed for the regis	sters PZCR a	nd PZFC.	0 0: Port		
(007FH)	Read/Write After reset Function	ad-modify -w	ite is prohibit	ed for the regis	sters PZCR a	nd PZFC.	0 0: Port		
(007FH)	Read/Write After reset Function	ad-modify -wi		ed for the regis	$\mathbb{Z}/\mathbb{Z}$		0 0: Port		
(007FH)	Read/Write After reset Function	ad-modify -w			$\mathbb{Z}/\mathbb{Z}$		0 0: Port		
(007FH)	Read/Write After reset Function	ad-modify -w			$\mathbb{Z}/\mathbb{Z}$		0 0: Port		
(007FH)	Read/Write After reset Function	ad-modify -wr			$\mathbb{Z}/\mathbb{Z}$		0 0: Port		
(007FH)	Read/Write After reset Function	ad-modify -w			$\mathbb{Z}/\mathbb{Z}$		0 0: Port		
(007FH)	Read/Write After reset Function	ad-modify -w			$\mathbb{Z}/\mathbb{Z}$		0 0: Port		
(007FH)	Read/Write After reset Function	ad-modify -wr			$\mathbb{Z}/\mathbb{Z}$		0 0: Port		
(007FH)	Read/Write After reset Function	ad-modify -w			$\mathbb{Z}/\mathbb{Z}$		0 0: Port		
(007FH)	Read/Write After reset Function	ad-modify -w			$\mathbb{Z}/\mathbb{Z}$		0 0: Port		
(007FH)	Read/Write After reset Function	ad-modify -w			$\mathbb{Z}/\mathbb{Z}$		0 0: Port		

# 3.7 Chip Select/Wait Controller

On the TMP91C829, four user specifiable address areas (CS0 to CS3) can be set. The data bus width and the number of waits can be set independently for each address area (CS0 to CS3 plus any other).

The pins  $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$  (which can also function as P60 to P63) are the respective output pins for the areas CS0 to CS3. When the CPU specifies an address in one of these areas, the corresponding  $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$  pin outputs the chip select signal for the specified address area (in ROM or SRAM). However, in order for the chip select signal to be output, the port 6 function register P6FC must be set. External connection of ROM and SRAM is supported.

The areas CS0 to CS3 are defined by the values in the memory start address registers MSAR0 to MSAR3 and the memory address mask registers MAMR0 to MAMR3.

The chip select/wait control registers B0CS to B3CS and BEXCS should be used to specify the master enable/disable status the data bus width and the number of waits for each address area.

The input pin which controls these states is the bus wait request pin ( $\overline{WAIT}$ ).


### 3.7.1 Specifying an Address Area

The address areas CS0 to CS3 are specified using the memory start address registers (MSAR0 to MSAR3) and the memory address mask registers (MAMR0 to MAMR3).

During each bus cycle, a compare operation is performed to determine whether or not the address specified on the bus corresponds to a location in one of the areas CS0 to CS3. If the result of the comparison is a match, it indicates that the corresponding CS area is to be accessed. If so, the corresponding  $\overline{CS0}$  to  $\overline{CS3}$  pin outputs the chip select signal and the bus cycle proceeds according to the settings in the corresponding B0CS to B3CS chip select/wait control register. (See 3.7.2 "Chip Select/Wait Control Registers".)

(1) Memory start address registers


Figure 3.7.1 shows the memory start address registers. The memory start address registers MSAR0 to MSAR3 determine the start addresses for the memory areas CS0 to CS3 respectively. The eight most significant bits (A23 to A16) of the start address should be set in <S23:16>. The 16 least significant bits of the start address (A15 to A0) are fixed to 0. Thus the start address can only be set to lie on a 64-Kbyte boundary, starting from 000000H. Figure 3.7.2 shows the relationship between the value set in the start address register and the start address.



(2) Memory address mask registers

Figure 3.7.3 shows the memory address mask registers. The size of each of the areas CS0 to CS3 can be set by specifying a mask in the corresponding memory address mask register (MAMR0 to MAMR3). Each bit in a memory address mask register (MAMR0 to MAMR3) which is set to 1 masks the corresponding bit of the start address which has been set in the corresponding memory start address register (MSAR0 to MSAR3). The compare operation used to determine whether or not a bus address is in one of the areas CS0 to CS3 only compares address bits for which a 0 has been set in the corresponding bit position in the corresponding memory address mask register.

Also, the address bits which each memory address mask register can mask vary from register to register; hence, the possible size settings for the areas CS0 to CS3 differ accordingly.




Memory Address Mask Register (for CS0 area)

(3) Setting memory start addresses and address areas

Figure 3.7.4 shows an example in which CS0 is specified to be a 64-Kbyte address area starting at 010000H.

First, MSAR0<S23:16>, the eight most significant bits of the start address register and which correspond to the memory start address, are set to 01H. Next, based on the desired CS0 area size, the difference between the start address and the end address (01FFFFH) is calculated. Bits 20 to 8 of this result constitute the mask value for the desired CS0 area size. Setting this value in MAMR0<V20:8> (Bits 20 to 8 of the memory address mask register) sets the desired area size for CS0. In this example 07H is set in MAMR0, specifying an area size of 64 Kbytes.



# Figure 3.7.4 Example Showing How to Set the CS0 Area

A reset sets MSAR0 to MSAR3, and MAMR0 to MAMR3 to FFH. In addition, B0CS<B0E>, B1CS<B1E> and B3CS<B3E> are reset to 0, disabling the CS0, CS1, and CS3 areas. However, since a reset resets B2CS<B2M> to 0 and sets B2CS<B2E> to 1, CS2 is enabled with the address range 003000H to 01F7FFH, 020000H to FFFFFFH. When addresses outside the areas specified as CS0 to CS3 are accessed, the bus width and number of waits specified in BEXCS are used. (See 3.7.2 "Chip Select/Wait Controller".)

(4) Address area size specification

Table 3.7.1 shows the valid area sizes for each CS area and indicates which method can be used to make the size setting. A " $\Delta$ " indicates that it is not possible to set the area size in question using the memory start address register and memory address mask register. If an area size for a CS area marked " $\Delta$ " in the table is to be set, the start address must either be set to 000000H or to a value that is greater than 000000H by an integer multiple of the desired area size.

If the CS2 area is set to 16 Mbytes or if two or more areas overlap, the lowest-numbered CS area has highest priority (e.g., CS0 has a higher priority than any other area).

Example: To set the area size for CS0 to 128 Kbytes

a. Valid	start addresses	
000000H	128 Kbytes	
020000H	128 Kbytes	Any of these addresses may be set as the start address.
040000H	128 Kbytes	$(\mathbb{Z})^{\sim} \otimes (\mathbb{O})^{\sim}$
b. Inval	id start addresses	
оооооон )	64 Kbytes	This is not an integer multiple of the desired area size

010000H 128 Kbytes 030000H

setting. Hence, none of these addresses can be set as the start address.

128 Kbytes 050000H

Table 3.7.1 Valid Area Sizes for Each CS Area

Size (bytes) CS area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0	0	0((	7/0	0	$\Delta$		$\sim \Delta$	Δ	Δ		
CS1	0		$\int$	0	4	$\sim \Delta$	Δ	Δ	Δ	Δ	
CS2			0	0		$\Delta$	Δ	Δ	Δ	Δ	Δ
CS3			70	0		Δ	Δ	Δ	Δ	Δ	Δ



# 3.7.2 Chip Select/Wait Control Registers

Figure 3.7.5 lists the chip select/wait control registers.

The master enable/disable, chip select output waveform, data bus width, and number of wait states for each address area (CS0 to CS3 plus any other) are set in the respective chip select/wait control registers, B0CS to B3CS or BEXCS.

-			•			-				
		7	6	5	4	3	2	)21	0	
B0CS	Bit symbol	B0E		B0OM1	B0OM0	BOBUS	B0W2	B0W1	B0W0	
(00C0H)	Read/Write	W				~ V	$N(7/\Lambda)$	•	•	
Read-	After reset	0	$\backslash$	0	0	0		0	0	
modify- write instructions are prohibited.	Function	0: Disable 1: Enable		Chip select of waveform se 00: For ROM 01:	output	Data bus width 0: 16 bits 1: 8 bits	Number of v 000: 2 waits 001: 1 wait 010: (1 + N) 011: 0 waits	vaits waits 1xx: F	Reserved	
B1CS	Bit symbol	B1E		B1OM1	B1OM0	B1BUS	B1W2	B1W1	B1W0	
(00C1H)	Read/Write	W		BIONI		7733	v A (		BIWO	
. ,		0	$\backslash$	0				R alt	0	
Read- modify- write instructions are	After reset Function	0: Disable 1: Enable		Chip select of waveform se 00: For ROM 01:	election	Data bus width 0: 16 bits 1: 8 bits	Number of v 000: 2 waits 001: 1 wait -010: (1 + N)	vaits	Reserved	
prohibited.				10:	t care	((	011: 0 waits			
B2CS	Bit symbol	B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2	B2W1	B2W0	
(00C2H)	Read/Write	DZE	DZIVI		~ /	1 02003 N	BZVVZ	DZVVI	B2000	
		4	0	0			0	0	0	
Read-	After reset	1 0: Disable	0 CS2 area	Chip select of	0	Data bus	0 Number of v	0 voite	0	
modify- write	Function	1: Enable	selection	waveform se	•	width	000: 2 waits			
instructions			0: 16-Mbyte	00: For ROM		0: 16 bits	001: 1 wait			
are			area	ר:10		1:8 bits	010: (1 + N)	waits 1xx: F	Reserved	
prohibited.			1: CS area		t care		011: 0 waits			
promotou.			$(\overline{\alpha})$	11: J		$\sim$				
B3CS	Bit symbol	B3E	$\swarrow$	B3OM1	B3OM0	B3BUS	B3W2	B3W1	B3W0	
(00C3H)	Read/Write	/w ))	$\sim$	$\land$ (	(// 1)	V	V			
Read-	After reset	0//	1	0	0	0	0	0	0	
modify-	Function	0: Disable		Chip select of	output	Data bus	Number of v			
write		1: Enable	> <	waveform se		width	000: 2 waits			
instructions	<b>A</b>		~	00: For RON	//SRAM	0: 16 bits	001: 1 wait			
are		7		01:		1: 8 bits	010: (1 + N)	waits 1xx: F	Reserved	
prohibited.	2	$\nabla \nabla$	~		t care		011: 0 waits			
				11: J	$\sim$			r		
BEXCS	Bit symbol		Ţ			BEXBUS	BEXW2	BEXW1	BEXW0	
(00C7H) <	Read/Write							W		
Read-	After reset	$\sim 4$	$\mathcal{H}$			0	0	0	0	
modify-	Function		$\land \bigcirc$	/		Data bus	Number of v	vaits		
write		2	$\leq$			width	000: 2 waits			
instructions		$\sim$				0: 16 bits	001: 1 wait			
are	$\sim$		$\sim$			1: 8 bits	010: (1 + N)	waits 1xx: F	Reserved	
prohibited.							011: 0 waits			
				L		J		•		
	Master enable	bit 🗸		Chip select o			N Is some la	¥		
Г	0 CS area d	isahle		waveform sel	ection			r of address a		
F				00 For RO	M/SRAM		(See 3.	7.2 (3) "Wait o	control".)	
L	1 CS area e	liable	<b></b> ]	01			ata bus width			
	CS2 area sele	ection 🔶		10 Don't ca	are		1			
	0 16-Mbyte a	area		11		0	16-bit data	bus		
Γ		address area				1	8-bit data b	bus		
_				Chin Sole	ct/Wait Co	ntrol Regist	ers			
	Figure 3.7.5 Chip Select/Wait Control Registers									

Chin	Select/Wait	Control	Dogistor
Chip	Select/wait	Control	Register

(1) Master enable bits

Bit7 (<B0E>, <B1E>, <B2E>, or <B3E>) of a chip select/wait control register is the master bit which is used to enable or disable settings for the corresponding address area. Writing 1 to this bit enables the settings. A reset disables <B0E>, <B1E> and <B3E> (e.g., sets them to 0) and enables <B2E> (e.g., sets it to 1). Hence after a reset only the CS2 area is enabled.

(2) Data bus width selection

Bit3 (<B0BUS>, <B1BUS>, <B2BUS>, <B3BUS>, or <BEXBUS>) of a chip select/wait control register specifies the width of the data bus. This bit should be set to 0 when memory is to be accessed using a 16-bit data bus, and to 1 when an 8-bit data bus is to be used.

This process of changing the data bus width according to the address being accessed is known as dynamic bus sizing. For details of this bus operation see Figure 3.7.2.

Operand Data	Operand Start	Memory Data	CPU Address	U93	Đáta ))
Bus Width	Address	Bus Width	CFUAddless	D15 to D8	D7 to D0
8 bits	2n + 0	8 bits 🗸	2n + 0	xxxxx	b7 to b0
	(Even number)	16 bits	2n + 0	XXXXX	b7 to b0
	2n + 1	8 bits	2n + 1	( / xxxxx	b7 to b0
	(Odd number)	16 bits	2n + 1	b7-to-b0	xxxxx
16 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(Even number)		2n + 1	xxxxx	b15 to b8
		16 bits	2n + 0	b15 to b8	b7 to b0
	2n + 1	8 bits	2n + 1	🗸 ххххх	b7 to b0
	(Odd number)	$\subset \Diamond$	2n + 2	xxxxx	b15 to b8
		16 bits	2n+1	b7 to b0	XXXXX
	$\overline{\Omega}$		2n + 2	xxxxx	b15 to b8
32 bits	2n + 0	) 8 bits	2n + 0	xxxxx	b7 to b0
	(Even number)		2n + 1	xxxxx	b15 to b8
<			<b>2</b> n + 2	xxxxx	b23 to b16
			2n + 3	ххххх	b31 to b24
		16 bits	2n + 0	b15 to b8	b7 to b0
	~		2n + 2	b31 to b24	b23 to b16
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(Odd number)	. (7	2n + 2	xxxxx	b15 to b8
		91	2n + 3	xxxxx	b23 to b16
$\langle ( ) \rangle \rangle$			2n + 4	ххххх	b31 to b24
	(	16 bits	2n + 1	b7 to b0	XXXXX
		$\bigcirc$	2n + 2	b23 to b16	b15 to b8
			2n + 4	xxxxx	b31 to b24

Table 3.7.2 Dynamic Bus Sizing

Input data in bit positions marked xxxxx is ignored during a read. During a write, the bus lines corresponding to these bit positions go high-impedance and the write strobe signal for the bus remains inactive.

(3) Wait control

Bits 0 to 2 (<B0W0:2>, <B1W0:2>, <B2W0:2>, <B3W0:2>, or <BEXW0:2>) of a chip select/wait control register specify the number of waits that are to be inserted when the corresponding memory area is accessed.

The following types of wait operation can be specified using these bits. Bit settings other than those listed in the table should not be made.

<bxw2:0></bxw2:0>	Number of Waits	Wait Operation
000	2 waits	Inserts a wait of two states, irrespective of the $\overline{WAIT}$ pin state.
001	1 wait	Inserts a wait of one state, irrespective of the WAIT pin state.
010	(1 + N) waits	Inserts one wait state, then continuously samples the state of the $\overline{WAIT}$ pin. While the $\overline{WAIT}$ pin remains low, the wait continues; the bus cycle is prolonged until the pin goes high.
011	0 waits	Ends the bus cycle without a wait, regardless of the $\overline{WART}$ pin state.
1xx	Reserved	Do not set.

Table 3.7.3	Wait Operation	Settings
-------------	----------------	----------

A reset sets these bits to 000 (2 waits).

(4) Bus width and wait control for an area other than CS0 to CS3

The chip select/wait control register BEXCS controls the bus width and number of waits when memory locations which are not in one of the four user-specified address areas (CS0 to CS3) are accessed. The BEXCS register settings are always enabled for areas other than CS0 to CS3.

(5) Selecting 16-Mbyte area/specified address area

Setting B2CS<B2M> (bit6 of the chip select/wait control register for CS2) to 0 designates the 16 Mbyte area 001800H to 01F7FFH, 020000H to FFFFFFH as the CS2 area. Setting B2CS<B2M> to 1 designates the address area specified by the start address register MSAR2 and the address mask register MAMR2 as CS2 (e.g., if B2CS<B2M> = 1, CS2 is specified in the same manner as CS0, CS1, and CS3).

A reset clears this bit to 0, specifying CS2 as a 16-Mbyte address area.

(6) Procedure for setting chip select/wait control

When using the chip select/wait control function, set the registers in the following order:

a. Set the memory start address registers MSAR0 to MSAR3.

Set the start addresses for CS0 to CS3.

b. Set the memory address mask registers MAMR0 to MAMR3.

Set the sizes of CS0 to CS3.

c. Set the chip select/wait control registers B0CS to B3CS.

Set the chip select output waveform, data bus width, number of waits and master enable/disable status for  $\overline{CS0}$  to  $\overline{CS3}$ .

The CS0 to CS3 pins can also function as pins P60 to P63. To output a chip select signal using one of these pins, set the corresponding bit in the port 6 function register P6FC to 1.

If a CS0 to CS3 address is specified which is actually an internal I/O, RAM or ROM area address, the CPU accesses the internal address area and no chip select signal is output on any of the  $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$  pins.

Example:

In this example CS0 is set to be the 64-Kbyte area 010000H to 01FFFFH. The bus width is set to 16 bits and the number of waits is set to 0.

MSAR0 = 01H .....Start address: 010000H

MAMR0 = 07H......Address area: 64 Kbytes

B0CS = 83H ......ROM/SRAM, 16-bit data bus, zero waits, CS0 area settings enabled.

# 3.7.3 Connecting External Memory

Figure 3.7.6 shows an example of how to connect external memory to the TMP91C829.

In this example the ROM is connected using a 16-bit bus. The RAM and I/O are connected using an 8-bit bus.




Figure 3.7.6 Example of External Memory Connection (ROM uses 16-bit bus; RAM and I/O use 8-bit bus.)

A reset clears all bits of the port 4 control register P6CR and the port 6 function register P6FC to 0 and disables output of the CS signal. To output the CS signal, the appropriate bit must be set to 1.

## 3.8 8-Bit Timers (TMRA)

The TMP91C829 features six built-in 8-bit timers.

These timers are paired into three modules: TMRA01, TMRA23 and TMRA45. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM Variable duty cycle with constant period)

Figure 3.8.1 to 3.8.3 show block diagrams for TMRA01, TMRA23 and TMRA45.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.


The operation mode and timer flip-flops are controlled by five control SFRs (Special function registers).


Each of the four modules (TMRA01, TMRA23, and TMRA45) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.


	Module	TMRA01	TMRA23	TMRA45
External	Input pin for external clock	TA0IN (Shared with P70)	No	TA4IN (Shared with P73)
Pin	Output pin for timer flip-flop	TA1OUT (Shared with P71)	TA3OUT (Shared with P72)	TA5OUT (Shared with P74)
	Timer run register	TA01RUN (0100H)	TA23RUN (0108H)	TA45RUN (0110H)
SFR <	Timer register	TA0REG (0102H) TA1REG (0103H)	TA2REG (010AH) TA3REG (010BH)	TA4REG (0112H) TA5REG (0113H)
(address)	Timer mode register	TA01MOD (0104H)	TA23MOD (010CH)	TA45MOD (0114H)
	Timer flip-flop control register	TA1FFCR (0105H)	TA3FFCR (010DH)	TA5FFCR (0115H)

Table 3.8.1 Registers and Pins for Each Module

# 3.8.1 Block Diagrams







## 3.8.2 Operation of Each Circuit

#### (1) Prescalers

A 9-bit prescaler generates the input clock to TMRA01.

The clock  $\phi$ T0 is divided by 4 and input to this prescaler.  $\phi$ T0 can be either f<sub>FPH</sub> or fc/16 and is selected using the prescaler clock selection register SYSCR0<PRCK1:0>.

The prescaler's operation can be controlled using TA01RUN<TA0PRUN> in the timer control register. Setting <TA0PRUN> to 1 starts the count; setting <TA0PRUN> to 0 clears the prescaler to zero and stops operation. Table 3.8.2 shows the various prescaler output clock resolutions.

					at fc = 36 MHz				
Prescaler	Gear Value	Pres	Prescaler Output Clock Resolution						
Clock Selection <prck1:0></prck1:0>	<gear2:0></gear2:0>	<b>φ</b> T1	φ <b>T</b> 4	φT16	ф <b>Т</b> 256				
	000 (fc)	2 <sup>3</sup> /fc (0.22 μs)	2 <sup>5</sup> /fc (0.9 μs)	2 <sup>7</sup> /fc (3.6 μs)	2 <sup>11</sup> /fc (57 μs)				
	001 (fc/2)	2 <sup>4</sup> /fc (0.4 μs)	2 <sup>6</sup> /fc (1.8 μs)	2 <sup>8</sup> /fc (7.1 µs)	2 <sup>12</sup> /fc (114 µs)				
(f <sub>FPH</sub> )	010 (fc/4)	2 <sup>5</sup> /fc (0.9 μs)	2 <sup>7</sup> /fc (3.6 μs)	2 <sup>9</sup> /fc (14 μs)	2 <sup>13</sup> /fc (228 µs)				
	011 (fc <sub>/8</sub> )	2 <sup>6</sup> /fc (1.8 μs)	2 <sup>8</sup> /fc (7.1 μs)	2 <sup>10</sup> /fc (28 µs)	2 <sup>14</sup> /fc (455 μs)				
	100 (fc <sub>/16</sub> )	2 <sup>7</sup> /fc (3.6 µs)	2 <sup>9</sup> /fc (14 μs)	2 <sup>11</sup> /fc (57 µS)	2 <sup>15</sup> /fc (910 μs)				
10 (fc/16 clock)	XXX	2 <sup>7</sup> /fc (3.6 μs)	2 <sup>9</sup> /fc (14 μs)	2 <sup>11</sup> /fc (57 μs)	2 <sup>15</sup> /fc (910 μs)				

Table 3.8.2	Prescaler	Output Clock	Resolution
-------------	-----------	--------------	------------

xxx: Don't care

#### (2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks  $\phi$ T1,  $\phi$ T4, or  $\phi$ T16. The clock setting is specified by the value set in TA01MOD<TA01CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks  $\phi$ T1,  $\phi$ T16, or  $\phi$ T256, or the comparator output (The match detection signal) from TMRA0.

For each interval timer the timer operation control register bits

TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset clears both up counters, stopping the

timers.

(3) Timer registers (TA0REG and TA1REG)


These are 8-bit registers which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes active. If the value set in the timer register is 00H, the signal goes active when the up counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if  $\langle TA0RDE \rangle = 0$  and enabled if  $\langle TA0RDE \rangle = 1$ .

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2<sup>n</sup>overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TA0RDE> to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TA0RDE> to 1, and write the following data to the register buffer. Figure 3.8.4 shows the configuration of TA0REG.





Note: The same memory address is allocated to the timer register and the register buffer. When <TAORDE> = 0, the same value is written to the register buffer and the timer register; when <TAORDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

- TA0REG: 000102H TA1REG: 000103H
- TA2REG: 00010AH TA3REG: 00010BH
  - TA4REG: 000112H TA5REG: 000113H

All these registers are write only and cannot be read.

(4) Comparator (CP0)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to zero and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detect signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TA1FFIE> in the timer flip-flop control register.

A reset clears the value of TA1FF to 0. Writing 01 or 10 to TA1FFCR<TA1FFC1:0> sets TA1FF to 0 or 1. Writing 00 to these bits inverts the value of TA1FF (This is known as software inversion).


The TA1FF signal is output via the TA1OUT pin (which can also be used as P71). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port 7 function register P7FC.

Note: When the double buffer is enabled for an 8-bit timer in PWM or PPG mode, caution is required as explained below.

If new data is written to the register buffer immediately before an overflow occurs by a match between the timer register value and the up-counter value, the timer flip-flop may output an unexpected value.

For this reason, make sure that in PWM mode new data is written to the register buffer by six cycles ( $f_{SYS} \times 6$ ) before the next overflow occurs by using an overflow interrupt.


In the case of using PPG mode, make sure that new data is written to the register buffer by six cycles before the next cycle compare match occurs by using a cycle compare match interrupt.




# Example when using PWM mode


using an overflow interrupt

# 3.8.3 SFRs




				TMRA45 R	un Registe	er			
		7	6	5	4	3	2	1	0
TA45RUN	Bit symbol	TA4RDE	$\bigcirc$			I2TA45	TA45PRUN	TA5RUN	TA4RUN
(0110H)	Read/Write	R/W			/		R/V		
	After reset	0				0	0	0	0
	Function	Double				IDLE2	8-bit timer rur	n/stop control	
		buffer				0: Stop	0: Stop and c		
		0: Disable				1: Operate	1: Run (Coun	t up)	
		1: Enable						) /	
		$\downarrow$						_ <del>•</del>	
	TA4REG doub	le buffer contro	bl			Tin 🗲	ner run/stop co	ontrol	
	0 Disa	ble					Stop and	clear	
	1 Enat					(1			
						127/	45: Operation		2 mode
							5PRUN: Run f		
							RUN: Run TM		>
					6		RUN: Run TM	RA4	
	Note: The value	es of bits 4 to 6	6 of TA45RUN	l are undefine	ed when read.	())	$\diamond$ ((		
								4//	
			Figu	ure 3.8.6 T	MRA Regi	sters	R	$\mathbf{S}$	
					$\langle \langle \rangle \rangle$		$(\bigcirc)$	÷	
					Ň,		$\sim 2$		
					$\searrow$	((	7/5		
						$\sim$	O		
					> /				
						$\leq 1$			
			(	()					
				$\bigcirc$					
				$\wedge$	$\wedge$				
				))					
						$\rightarrow$			
			(// 5)			•			
			$\bigcirc$	. ((	7/~				
		$\langle \langle \rangle \rangle$			$\langle O \rangle$				
					$\sim$				
			, <	$\sim$	$\geq$				
	$\sim$ /	>							
				$\sim$					
		$\bigtriangledown$	(7)						
		)	91						
<	> (	))		$\geq$					
				*					
		$\langle \cdot \rangle$	$\gamma \bigcirc$						
		2	$\overline{)}$						
	$\searrow$		$\searrow$						







TMRA23 Mode Register



TMRA45 Mode Register



#### TMRA1 Flip-flop Control Register



TMRA3 Flip-flop Control Register



TMRA5 Flip-flop Control Register

		TMRA register										
		7	6	5	4	3	2	1	0			
<b>TA0REG</b>	bit Symbol		_									
(0102H)	Read/Write				N N	W						
	After reset				Unde	efined						
TA1REG	bit Symbol					_	$\langle$					
(0103H)	Read/Write				N N	W		$\geq$				
	After reset				Unde	efined		$\left( \left( \right) \right)$				
TA2REG	bit Symbol					_						
(010AH)	Read/Write				١	w 🗠	$(\mathcal{O})$	$\langle \wedge \rangle$				
	After reset				Unde	efined	$\geq 1/2$	$\mathcal{I}$				
<b>TA3REG</b>	bit Symbol					-						
(010BH)	Read/Write				١	W	$\langle ( ) \rangle$					
	After reset				Unde	efined			$\frown$			
TA4REG	bit Symbol					- 20	$\searrow$		$\frown$			
(0112H)	Read/Write				١	w						
	After reset				Unde	efined	7	6	$\searrow$			
TA5REG	bit Symbol					-	$\Diamond$		$\bigcirc$			
(0113H)	Read/Write				A	N V		A FO	$\square$			
	After reset				Unde	efined	6	2				

Note: The above registers are prohibited read-modify-write instruction.

# Figure 3.8.13 TMRA Registers

### 3.8.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

a. Generating interrupts at a fixed interval (Using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 8.8 µs at fc = 36 MHz, set each register as follows:

			*	Cloc	ck st	ate					System clock: High frequency (fc)
											Prescaler clock; f <sub>FPH</sub>
		MS	В						I	LSB	$\overline{(7/5)}$ $\sim$ $\overline{(5/5)}$
	-		7	6	5	4	3	2	1	0	
	TA01RUN	$\leftarrow$	-	-	Х	Х	-	-	0	-	Stop TMRA1 and clear it to 0.
	TA01MOD	←	0	0	Х	Х	1	0	Х	х	Select 8-bit timer mode and select
										2	$((2^{3}/\text{fc}) \ \mu\text{s at fc} = 36 \text{ MHz}) \text{ as the input clock.}$
	TA1REG	←	0	0	1	0	1	0	0	0	Set TA1REG to 8.8 μs ÷ φT1 (2 <sup>3</sup> /fc) = 40 = 28H
	INTETA01	$\leftarrow$	Х	1	0	1	-	-	-(	$\langle - \rangle$	Enable INTTA1 and set it to level 5.
l	TA01RUN	←	-	Х	Х	Х	-	1	1	Ľ.	Start TMRA1 counting.
Y: Don't core No chongo								<	(		

X: Don't care, -: No change

Select the input clock using Table 3.8.4

Note: The input clocks for TMRA0 and TMRA1 differ as follows: TMRA0: Uses TA0IN input and can be selected from φT1, φT4, or φT16. TMRA1: Match output of TMRA0 and can be selected from φT1, φT16, φT256. b. Generating a 50% duty ratio square wave pulse


The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).


Example: To output a 1.32  $\mu$ s square wave pulse from the TA1OUT pin at fc = 36 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.

	* Clock state System clock: High frequency (fc) Clock gear: 1 (fc)	
	Prescaler clock: f <sub>FPH</sub>	
6	7 6 5 4 3 2 1 0	
TA01RUN	$\leftarrow$ - X X X 0 - Stop TMRA1 and clear it to 0.	
TA01MOD	$\leftarrow$ 0 0 X X 0 1 Select 8-bit timer mode and select $\phi$ T1	
TA1REG	$((2^{3}/fc)s \text{ at } fc = 36 \text{ MHz}) \text{ as the input clock.}$ $\leftarrow 0  0  0  0  0  1  1 \qquad \text{Set the timer register to } 1.32 \ \mu s \div \phi T1(2^{3}/fc)s \div 2 = 3$	
TAIFFCR	$\leftarrow$ X X X X 1 0 1 1 Clear TA1FF to 0 and set it to invert on the match de	tect
INIFICK	signal from TMRA1.	1001
P7CR		
P7FC	$\leftarrow$ X X X - 1 X $\leftarrow$ Set P71 to function as the TA1OUT pin.	
TA01RUN	← − X X X − 1 1 − Start TMRA1 counting.	
X: Don't ca	are, -: No change	
174		
¢T1 TA01RUN		_
<ta1run></ta1run>		-
Bit7 to 2		_
Up counter  Bit1		
		-
L Bit0		
Comparator timing		_
Comparator output		
(Match detect)		-
INTTA1		-
UC1 clear		
		-
TA1FF		-
TA1OUT		-
AIGOT	0.67µs at fc = 36 MHz	
$\langle \rangle \rangle$	₩ i	
	Figure 3.8.14 Square Wave Output Timing Chart (50% duty)	
$\sim$		

c. Making TMRA1 count up on the match signal from the TMRA0 comparator

Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.





(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD<TA01M1:0> to 01.

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1:0>. Table 3.8.4 shows the relationship between the timer (Interrupt) cycle and the input clock selection.

Setting example: To generate an INTTA1 interrupt every 0.22 seconds at fc = 36 MHz, set the timer registers TA0REG and TA1REG as follows:

Clock state

System clock: High frequency (fc) Clock gear: 1 (fc) Prescaler clock: f<sub>FPH</sub>

If  $\phi$ T16 ((27/fc)s at 36 MHz) is used as the input clock for counting, set the following value in the registers:

 $0.22 \text{ s} \div (2^{7}\text{/fc}) \text{s} \approx 62500 = F424H$ 

(e.g., set TA1REG to F4H and TA0REG to 24H).

As a result, INTTA1 interrupt can be generated every 0.23 [s].

The comparator match signal is output from TMRA0 each time the up counter UC0 matches TA0REG, where the up counter UC0 is not be cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparators TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1F	<b>R</b> EG = 04H	and TA	0REG =	= 80H		5)
Value of up counter (UC1, UC0)	0080H	0180H	0280H	0380Н	0480H	0080H
TMRA0 comparator match detect signal	[				Į	
IMRA0 comparator match detect signal					<u> </u>	-20
INTTA0				<u>()</u>		
INTTA1		(	$\rightarrow$			90
TA1OUT						Inversion
Figure 3.8	3.16 Timer	Output k	y 16-Bi	t Timer I	Mode	

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-low or active-high. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (which can also be used as P71).




Figure 3.8.17 8-Bit PPG Output Waveforms

In this mode a programmable square wave is generated by inverting the timer output each time the 8-bit up counter (UC0) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to 1 so that UC1 is set for counting.

Figure 3.8.18 shows a block diagram representing this mode.





Figure 3.8.18 Block Diagram of 8-Bit PPG Output Mode

If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TAOREG each time TAIREG matches UCO.



Example: To generate 1/4 duty 50kHz pulses (at fc = 36 MHz): \* Clock state System clock: High frequency (fc) Clock gear: 1 (fc) Prescaler clock: fFPH Calculate the value which should be set in the timer register. To obtain a frequency of 50kHz, the pulse cycle t should be:  $t = 1/50 \text{ kHz} = 20 \text{ }\mu\text{s}$  $\phi T1 = (2^{3}/fc)s$  (at 36 MHz);  $20 \ \mu s \div (2^3/fc)s \approx 90$ Therefore set TA1REG to 90 (5AH) The duty is to be set to 1/4:  $t \times 1/4 = 20 \ \mu s \times 1/4 = 5 \ \mu s$ 5  $\mu s \div (2^3/fc)s \approx 22$ Therefore, set TAOREG = 22 = 16H. 0 6 5 3 2 1 TA01RUN Stop TMRA0 and TMRA01 and clear it to 0. 0 0 0/ Х Χ X TA01MOD Set the 8-bit PPG mode, and select  $\phi$ T1 as input clock. 0 Х 0 Χ Х Χ 0 0 Write 16H. TAOREG 0 1 0 1 1 TA1REG 1 0 1 0 Write 5AH. 0 Set TA1FF, enabling both inversion and the double buffer. TA1FFCR Х x Х Х 10 generates a negative logic pulse. P7CR Х Set P71 as the TA1OUT pin. P7FC х Х TA01RUN х Х Start TMRA0 and TMRA01 counting. 1 1 18 X: Don't care, -: No change


(4) 8-bit PWM output mode


This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as P71). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when  $2^n$  counter overflow occurs (n = 6, 7, or 8 as specified by TA01MOD<PWM01:00>). The up counter UC0 is cleared when  $2^n$ counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.





overflow is detected when the TAOREG double buffer is enabled. Use of the double buffer facilitates the handling of low duty ratio waves. Match with TA0REG Up counter = Q<sub>1</sub> Up counter =  $Q_2$ 2<sup>n</sup> overflow Shift into TA0REG **TAOREG** Q Q (Value to be compared) 11 Register buffer  $Q_2$ Q. TAOREG (Register buffer) write Figure 3.8.22 Register Buffer Operation Example: To output the following PWM waves on the TA1OUT pin at fc = 36 MHz: 16.0 us 28.4 μs \* Clock state High frequency (fc) System clock: Clock gear: 1 (fc) Prescaler clock: fFPH To achieve a 28.4  $\mu$ s PWM cycle by setting  $\phi$ T1 to (2<sup>3</sup>/fc)s (at fc = 36 MHz): 28.4  $\mu s \div (2^3/fc)s \approx 128 = 2^n$ Therefore n should be set to 7. Since the low-level period is 16.0  $\mu$ s when  $\phi$ T1 = (2<sup>3</sup>/fc)s, set the following value for TAOREG: 16.0  $\mu s \div (2^3)/fc)s \approx 72 = 48H$ MSB. LSB 0 5 TA01RUN Stop TMRA0 and clear it to 0. x 0 x TA01MOD Select 8-bit PWM mode (Cycle:  $2^7$ ) and select  $\phi$ T1 as the 1 0 Ω 1 input clock. TAOREG 0 1 0 0 1 0 0 0 Write 48H. TA1FFCR x Х Х Х 1 0 1 x Clear TA1FF to 0, enable the inversion and double buffer. P7CR Х Х 1 Set P71 and the TA1OUT pin. P7FC Х 1 Х Х TA01 RUN X x Х 1 1 Start TMRA0 counting. Æ. 1 X: Don't care, -: No change

In this mode the value of the register buffer will be shifted into TA0REG if  $2^n$ 

									at f	c = 36 MHz	
Select Prescaler	_	PWM Cycle									
Clock	Gear Value <gear2:0></gear2:0>			2 <sup>6</sup>		2		2 <sup>8</sup>			
<prck1:0></prck1:0>		φT1	φT4	φT16	φT1	φ <b>T</b> 4	φT16	φT1	φT4	φT16	
	000 (fc)	14.2 μs	56.8 μs	227 μs	28.4 μs	113µs	455 μs	56.8 μs	227 μs	910 μs	
00	001 (fc/2)	28.4 μs	113 μs	455 μs	56.8 μs	227 μs	910 μs	113 µs	455 μs	1820 μs	
(f <sub>FPH</sub> )	10 (fc/4)	56.8 μs	227 μs	910 μs	113 μs	455 μs	1820 μs	227 µs	910 μs	3640 μs	
(IFPH)	011 (fc/8)	113 μs	455 μs	1820 μs	227 μs	910 μs	3640 µs	455 μs	1820 μs	7281 μs	
	00 (fc/16)	227 μs	910 μs	3640 µs	455 μs	1820 μs	7281 µs	910 μs	3640 μs	14563 μs	
10 (fc/16 clock)	xxx	227 μs	910 μs	3640 μs	455 μs	1820 µs	7281 µs	910 μs	3640 μs	14563 μs	

## Table 3.8.3 PWM Cycle

XXX: Don't care

(5) Settings for each mode

Table 3.8.4 shows the SFR settings for each mode.

Register Name		TA01	мор		TA1FFCR
<bit symbol=""></bit>	<ta01m1:0></ta01m1:0>	<pwm01:00></pwm01:00>	<ta1clk1:0></ta1clk1:0>	<ta0clk1:0></ta0clk1:0>	TA1FFIS
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
8-bit timer $\times$ 2 channels	00	-	Lower timer match \$\$\phi\$T1, \$\$T16, \$\$T256 (00, 01, 10, 11)	External clock	0: Lower timer output 1: Upper timer output
16-bit timer mode	01		_	External clock	_
8-bit PPG × 1 channel	10		A A	External clock φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit PWM × 1 channel	11	2 <sup>6</sup> , 2 <sup>7</sup> , 2 <sup>8</sup> (01, 10, 11)	75) -	External clock φT1, φT4, φT16 (00, 01, 10, 11)	_
8-bit timer × 1 channel	11		φT1, φT16, φT256 (01, 10, 11)	_	Output disabled

Table 3.8.4 Timer Mode Setting Registers

-: Don't care

# 3.9 16-Bit Timer/Event Counters (TMRB)

The TMP91C829 incorporates multifunctional 16-bit timer/event counter (TMRB0) which has the following operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode


The timer/event counter channel consists of a 16-bit up counter, two 16-bit timer registers (One of them with a double-buffer structure), two 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit.

The timer/event counter is controlled by an 11-byte control SFR.

This chapter consists of the following items:

	able 3.9.1 Differences be	
Spec	Channel	TMRBO
External Pins	External clock/capture trigger input pins Timer flip-flop output pins	TB0IN0 (Also used as P93) TB0IN1 (Also used as P94) TB0OUT0 (Also used as P95)
	Timer run register Timer mode register	TBOOUT1 (Also used as P96) TBORUN (0180H) TBOMOD (0182H)
SFR (address)	Timer flip-flop control register	TB0FFCR (0183H) TB0RG0L (0188H) TB0RG0H (0189H) TB0RG1L (018AH)
	Capture register	TBORG1H (018BH) TBOCPOL (018CH) TBOCPOH (018DH) TBOCP1L (018EH) TBOCP1H (018FH)

#### Table 3.9.1 Differences between TMRB0



TOSHIBA

Figure 3.9.1 Block Diagram of TMRB0

## 3.9.2 Operation of Each Block

## (1) Prescaler

The 5-bit prescaler generates the source clock for TMRB0. The prescaler clock ( $\phi$ T0) is divided clock (divided by 4) from selected clock by the register SYSCR0<PRCK1:0> of clock gear.

This prescaler can be started or stopped using TB0RUN<TB0RUN>. Counting starts when <TB0RUN> is set to 1; the prescaler is cleared to zero and stops operation when <TB0RUN> is set to 0.

			( )	at fc = 36 MHz			
Prescaler Clock Selection	Clock Gear Value	Prescaler Clock Resolution					
<prck1:0></prck1:0>	<gear2:0></gear2:0>	φT1	фТ4	¢T16			
	000 (fc)	2 <sup>3</sup> /fc (0.2 µs)	2 <sup>5</sup> /fc (0.9 μs)	2 <sup>7</sup> /fc (3.6 μs)			
00	001 (fc/2)	2 <sup>4</sup> /fc (0.4 µs)	2 <sup>6</sup> /fc (1.8 μs)	2 <sup>8</sup> /fc (7.1 μs)			
(f <sub>FPH</sub> )	010 (fc/4)	2 <sup>5</sup> /fc (0.9 μs)	2 <sup>7</sup> /fc (3.6 μs)	2 <sup>9</sup> /fc (14.2 μs)			
(TPPH)	011 (fc/8)	2 <sup>6</sup> /fc (1.8 μs)	2 <sup>8</sup> /fc (7.1 μs)	2 <sup>10</sup> /fc (28.4 μs)			
	100 (fc/16)	2 <sup>7</sup> /fc (3.6 μs)	2 <sup>9</sup> /fc (14.2 µs)	2 <sup>11</sup> /fc (56.9 μs)			
10 (fc/16 clock)	ххх	2 <sup>7</sup> /fc (3.6 μs)	2 <sup>9</sup> /fc (14.2 μs)	2 <sup>11</sup> /fc (56.9 μs)			

Table 3.9.2 Prescaler Clock Resolution

xxx: Don't care

(2) Up counter (UC0)

UC0 is a 16-bit binary counter which counts up pulses input from the clock specified by TB0MOD<TB0CLK1:0>.

Any one of the prescaler internal clocks  $\phi$ T1,  $\phi$ TB0 and  $\phi$ T16 or an external clock input via the TB0IN0 pin can be selected as the input clock. Counting or stopping and clearing of the counter is controlled by TB0RUN<TB0RUN>.

When clearing is enabled, the up counter UC0 will be cleared to zero each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TB0MOD<TB0CLE>.

If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTBOF0) is generated when UC0 overflow occurs.

(3) Timer registers (TB0RG0H/L and TB0RG1H/L)

These two 16-bit registers are used to set the interval time. When the value in the up counter UC0 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for both upper and lower registers is always needed. For example, either using 2-byte data transfer instruction or using 1 byte date transfer instruction twice for lower 8 bits and upper 8 bits in order.

The TB0RG0 timer register has a double-buffer structure, which is paired with register buffer. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: it is disabled when  $\langle TB0RDE \rangle = 0$ , and enabled when  $\langle TB0RDE \rangle = 1$ .

When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UC0) and the timer register TB0RG1 match.

After a reset, TB0RG0 and TB0RG1 are undefined. If the 16-bit timer is to be used after a reset, data should be written to it beforehand.

On a reset TBORUN<TBORDE> is initialized to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TBORDE> to 1, then write data to the register buffer as shown below.

TB0RG0 and the register buffer both have the same memory addresses (000188H and 000189H) allocated to them. If  $\langle TB0RDE \rangle = 0$ , the value is written to both the timer register and the register buffer. If  $\langle TB0RDE \rangle = 1$ , the value is written to the register buffer only.

The addresses of the timer registers are as follows:


TMRB0							
	TBORG	GO	$\langle$	TE	30RG1		
	· 8 bits RG0H)	Lower 8 bits (TB0RG0L)		Upper 8 bits (TB0RG1H)	-	wer 8 bits B0RG1L)	
000	189H	000188H		00018BH	0	0018AH	
The timer redist	ters are write	-only registers a	nd thus o	cannot be read.			

#### (4) Capture registers (TB0CP0H/L and TB0CP1H/L)

These 16-bit registers are used to latch the values in the up counter UC0.

Data in the capture registers should be read all 16 bits. For example, using a 2-byte data load instruction or two 1-byte data load instructions. The least significant byte is read first, followed by the most significant byte.

The addresses of the capture registers are as follows:




The capture registers are read-only registers and thus cannot be written to.

(5) Capture input control

This circuit controls the timing to latch the value of up counter UC0 into TB0CP0, TB0CP1. The latch timing for the capture register is determined by TB0MOD<TB0CPM1:0>.

In addition, the value in the up counter can be loaded into a capture register by software. Whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0. It is necessary to keep the prescaler in run mode (e.g., TB0RUN<TB0PRUN> must be held at a value of 1).

Note: As described above, whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0. However, note that the current value in the up counter is also loaded into capture register TB0CP0 when 1 is written to TB0MOD<TB0CP0I> while this bit is holding 0.



(6) Comparators (CP0 and CP1)


CP0 and CP1 are 16-bit comparators which compare the value in the up counter UC0 with the value set in TB0RG0 or TB0RG1 respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).

(7) Timer flip-flops (TB0FF0 and TB0FF1)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C1T1, TB0C0T1, TB0E1T1, TB0E0T1>. After a reset the value of TB0FF0 is undefined. If 00 is written to TB0FFCR<TB0FF0C1:0> or <TB0FF1C1:0>, TB0FF0 will be inverted. If 01 is written to the capture registers, the value of TB0FF0 will be set to 1. If 10 is written to the capture registers, the value of TB0FF0 will be set to 0. The values of TB0FF0 and TB0FF1 can be output via the timer output pins TB0OUT0 (which is shared with P95) and TB0OUT1 (which is shared with P96). Timer output should be specified using the port 9 function register.

# 3.9.3 SFRs

			TMRB0 F	Run Regis	ter				
	7	6	5	4	3	2	1	0	
RUN Bit symbol	TB0RDE	-			I2TB0	TB0PRUN		TBORUN	
30H) Read/Write	R/W	R/W			R/W	R/W		R/W	
After reset	0	0			0	0		0	
Function	Double	Always write			IDLE2	16-bit timer rur	h/stop cont	rol	
	buffer	"0".			0: Stop 0: Stop and clear				
	0: Disable				1: Operate	1: Run (Count	up)		
	1: Enable				~	(7/			
					E C				
						t operation			
						Stop and cl	ear		
					$\mathcal{A}(\square)$	Count		<u> </u>	
					I2T			LE2 mode	
				(		PRUN:Operatio			
Note: The 1	, 4 and 5 of TE	BORUN are read	d as undefine	ed value.	🗸 ) тво	RUN: Operatio	n of TMRB	0	
				$\bigcirc$			Y///		
				$\Delta$	$\rightarrow$	$\square$	$\mathbf{S}$		
		Figu	re 3.9.2 F	Register fo	r TMRB	$(\bigcirc$	~		
		(							
	$\bigcirc$								
~	7								
		- (C)							
	5		ſ						



TMRB0 Run Register

Note: Whenever writing "0" to TB0MOD<TB0CP0I> bit, present value of up counter is received to capture register TB0CP0. But write "1" to TB0MOD<TB0CP0I> in condition of written "0" to TB0MOD<TB0CP0I> bit, present value of up counter is received to capture register TB0CP0. Therefore you must to regard.

Figure 3.9.3 Register for TMRB

				PO LIID-IIOP	Control R	egister				
		7	6	5	4	3	2	1	0	
TB0FFCR	Bit symbol	TB0FF1C1	TB0FF1C0	TB0C1T1	TB0C0T1	TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0	
(0183H)	Read/Write	W				/W		W		
	After reset	0	0	1	0	0	0	0	0	
	Function	Control TB0F	F1	TB0FF0 inve	rsion trigger		~	Control TB0F	F0	
Read		00: Invert		0: Disable trig	gger			00: Invert		
-modify		01: Set		1: Enable trig	jger			01: Set		
-write		10: Clear		Invert when	Invert when	Invert when	Invert when	10: Clear		
instruction		11: Don't care	e	the UC value	the UC value	the UC value	the UC value	11: Don't care	Э	
is		* Always read	d as "11".	is loaded in	is loaded in	matches the	matches the	* Always read	d as "11".	
prohibited				to TB0CP1.	to TB0CP0.	value in	value in			
						TBORG1.	TBORGO.			
							) P			
								$\bigcirc$		
						$ \rightarrow $	>			
					$\rightarrow$ TB0FF0				/	
					00	Invert		5		
					01	Set to 11	00	20		
					10	Clear to 0		<u>40</u>		
					11	Don't care	R	$\mathbf{i}$		
	Inverted when the UC value is loaded in to TB0CP1.									
					1	Enable trigg				
							$\bigcirc$	d in to TB0CP		
						Disable trigg			0.	
			/		1	Enable trigg				
			(							
			$\square$	Y	A			s the valued in	TB0RG1.	
			( ( (	$\bigtriangleup$	0	Disable trigg				
				ノ -		Enable trigg	er			
			$(\overline{\Omega})$		-> Inverted	when the UC	value matches	s the valued in	TB0RG0.	
			$(\vee ())$	/		Disable trigg	jer			
		// )]		$\sim$ (	(//	Enable trigg	er			
			<b>_</b> /		n minter for 7					
			Figu	re 3.9.4 R	egister for	IMRB				
	$\sim$	7								
	22		$\land$							
	// C									
			$(\bigcirc)_{\alpha}$	)						
		$\sim$	$\langle \bigcirc$							
		$\sim$								
	$\sim$		$\checkmark$							

TMRB0 Flip-flop Control Register

	TMRB0 Register													
		7	6	5	4	3	2	1	0					
TB0RG0L	bit Symbol				-	-								
(0188H)	Read/Write	W												
	After reset Undefined													
TB0RG0H	bit Symbol		-											
(0189H)	Read/Write		W											
	After reset				Unde	efined		$(\bigcirc)$						
TB0RG1L	bit Symbol				-	-		$\bigcirc$						
(018AH)	Read/Write				V	N	6	7						
	After reset				Unde	efined <		))						
TB0RG1H	bit Symbol				-	-		$\mathcal{I}$						
(018BH)	Read/Write				V	N	$\left( \left( \right) \right)$							
	After reset				Unde	efined								

Note: The above registers are prohibited read-modify-write instruction.

Figure 3.9.5 TMRB Registers

#### 3.9.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals

In this example, the interrupt INTTB01 is set to be generated at fixed intervals. The interval time is set in the timer register TB0RG1.

			7	6	5	4	3	2	1	0	
( тво	RUN	←	0	0	Х	Х	-	0	Х	0	Stop TMRB0.
INT	ETB01	←	Х	1	0	0	Х	0	0	0	Enable INTTB01 and set interrupt level 4. Disable
											INTTB00.
тв0	FFCR	$\leftarrow$	1	1	0	0	0	0	1	1	Disable the trigger.
тв0	MOD	$\leftarrow$	0	0	1	0	0	1	*	*	Select internal clock for input and
					(*	* =	01,	, 10	), 1	1)	disable the capture function.
тв0	RG1	$\leftarrow$	*	*	*	*	*	*	*	*	Set the interval time (16 bits).
		←	*	*	*	*	*	*	*	*	
ТВ0	RUN	←	0	0	Х	Х	-	1	Х	1	Start TMRB0.

X: Don't care, -: No change

(2) 16-bit event counter mode

As described above, in 16-bit timer mode, if the external clock (TBOINO pin input) is selected as the input clock, the timer can be used as an event counter. To read the value of the counter, first perform software capture once, then read the captured value.


		7	6	5	4	3	2	1(	0	$(7/s)^{-}$
TBORUN	←	0	0	Х	Х	-	0 (	x	0	Stop TMRB0.
P8CR		-	-	-	-	0	~	6	->>	Set P93 input mode.
INTETB01	$\leftarrow$	Х	1	0	0	Х	0	0	0	Enable INTTB01 and set interrupt level 4. Disable
								$\mathcal{A}$	$\checkmark$	INTTB00.
TB0FFCR	←	1	1	0	0	0	0	))	1	Disable the trigger.
TB0MOD	←	0	0	1	0	70)	T	0	0	Select TB0IN0 as the input clock.
TB0RG1	$\leftarrow$	*	*	*	( (*	*	*	*	*	Set the number of counts (16 bits).
l	$\leftarrow$	*	*	*	*	×	*	*	*	
TBORUN	←	0	0	X	x	-	1	Х	1	Start TMRB0.
	$\square$	~	()	$\bigvee$	))					$\sim$
X: Don't care	¥, 7:1	No c	han	ge	)				$(\Pi \land$	


When the timer is used as an event counter, set the prescaler in run mode (e.g., with TB0RUN<TB0PRUN> = 1).

(3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low-active or high-active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is to be enabled by the match of the up counter UC0 with timer register TB0RG0 or TB0RG1 and to be output to TB0OUT0. In this mode the following conditions must be satisfied.





The following block diagram illustrates this mode.

## 3.10 Serial Channel

TMP91C829 includes one serial I/O channel. Either UART mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission) can be selected.

- I/O interface mode Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O.
- UART mode Mode 1: 7-bit data Mode 2: 8-bit data Mode 3: 9-bit data

In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (A multi-controller system).

Figure 3.10.2 and Figure 3.10.3 are block diagrams.





Figure 3.10.1 Data Formats

STS0 and STS1 pins are built in port P83 and P87. STS0 and STS1 are the request signal for the next data send to the CPU. P8CR sets port as output mode, P8FC sets STS using mode, and bit 0 of SC0MOD1 (SC1MOD1) register sets low level. Then STS is enable to start to transfer the data.


When SCLK signal is exactly falling edge, STS is disable.


And when it is ended to transfer 8-bits data, the STS can be set to enable and request the next data.


In SCLK output mode, the STS function can't be used.



## 3.10.1 Block Diagrams







#### 3.10.2 Operation of Each Circuit

(1) Prescaler, prescaler clock select

There is a 6-bit prescaler for waking serial clock. The clock selected using SYSCR<PRCK1:0> is divided by 4 and input to the prescaler as  $\phi$ T0. The prescaler can be run by selecting the baud rate generator as the waking serial clock.

Table 3.10.2 shows prescaler clock resolution into the baud rate generator.

		l to Dauu			4			
Select Prescaler Clock	Gear Value	Prescale	Prescaler Output Clock Resolution					
<prck1:0></prck1:0>	<gear2:0></gear2:0>	фТ0<	ф <b>Т</b> 2	<b>ф</b> Т8	φT32			
	000 (fc)	2 <sup>2</sup> /fc	2 <sup>4</sup> /fc	2 <sup>6</sup> /fc	2 <sup>8</sup> /fc			
	001 (fc/2)	2 <sup>3</sup> /fc	2 <sup>5</sup> /fc	2 <sup>7</sup> /fc	2 <sup>9</sup> /fc			
00 (f <sub>FPH</sub> )	010 (fc/4)	2 <sup>4</sup> /fc	2 <sup>6</sup> /fc	2 <sup>8</sup> /fc	210/fc			
("FFN)	011 (fc/8)	2⁵/fc	2 <sup>7</sup> /fc	2 <sup>9</sup> /fc	2 <sup>11</sup> /fc			
	100 (fc/16)	2 <sup>6</sup> /fc	2 <sup>8</sup> /fc	2 <sup>10</sup> /fc	2 <sup>12</sup> /fc			
10 (fc/16 clock)	XXX		2 <sup>8</sup> /fc	2 <sup>10</sup> /fc	2 <sup>12</sup> /fc			

Table 3.10.2 Prescaler Clock Resolution to Baud Rate Generator

X: Don't care, -: Cannot be used

The baud rate generator selects between 4 clock inputs  $\phi T0, \ \phi T2, \ \phi T8, \ and \ \phi T32$  among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is a circuit which generates transmission and receiving clocks which determine the transfer rate of the serial channels.

The input clock to the baud rate generator,  $\phi T0$ ,  $\phi T2$ ,  $\phi T8$  or  $\phi T32$ , is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or  $N + \frac{(16-K)}{12}$  to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BROCR<BR0ADDE, BR0S3:0> and BR0ADD<BR0K3:0>.

- In UART mode
- (1) When BROCR < BROADDE > = 0

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CK<BR0S3:0> (N = 1, 2, 3 ... 16).

(2) When BROCR < BROADDE > = 1

The N + (16 - K)/16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N set in BR0CR<BR0S3:0> (N = 2, 3 ... 15) and the value of K set in BR0ADD<BR0K3:0> (K = 1, 2, 3 ... 15).

Note: If N = 1 or N = 16, the N + (16 - K)/16 division function is disabled. Set BR0CR<BR0ADDE> to 0.

In I/O interface mode

The N + (16 - K)/16 division function is not available in I/O interface mode. Set BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

• In UART mode

Baud rate =  $\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 16$ 

• In I/O interface mode

Baud rate = Input clock of baud rate generator Frequency divider for baud rate generator  $\div 2$ 

# Integer divider (N divider)

For example, when the source clock frequency (fc) = 12.288 MHz, the input clock frequency =  $\phi T2$  (fc/16), the frequency divider N (BR0CR<BR0S3:0>) = 5, and BR0CR<BR0ADDE> = 0, the baud rate in UART mode is as follows:

\* Clock state

System clock: High frequency (fc) Clock gear: 1 (fc) Prescaler clock: System clock

Baud rate = 
$$\frac{10/16}{5} \div 16$$

C. /1 C

=  $12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600$  (bps)

Note: The N + (16 - K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.

• N + (16 – K)/16 divider (Only UART mode)

Accordingly, when the source clock frequency (fc) = 4.8 MHz, the input clock frequency =  $\phi$ T0, the frequency divider N (BR0CR<BR0S3:0>) = 7, K (BR0ADD<BR0K3:0>) = 3, and BR0CR<BR0ADDE> = 1, the baud rate in UART mode is as follows:




Table 3.10.3 and 3.10.4 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock. (Serial channels 0 and 1). The method for calculating the baud rate is explained below:

• In UART mode

Baud rate = external clock input frequency ÷ 16

It is necessary to satisfy (External clock input cycle)  $\ge 4/fc$ 

• In I/O interface mode

Baud rate = external clock input frequency

It is necessary to satisfy (External clock input cycle)  $\geq 16/fc$ 

					Unit (kbps
	Input Clock				
fc [MHz]	Frequency Divider N	<b>φ</b> Τ0	φT2	<b>φ</b> Τ8	φT32
	(BR0CR <br0s3:0>)</br0s3:0>				
9.830400	2	76.800	19.200	4.800	1.200
$\uparrow$	4	38.400	9.600	2.400	0.600
↑	8	19.200	4.800	1.200	0.300
↑	0	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
↑	A	19.200	4.800	1,200	0.300
14.745600	2	115.200	28.800	7.200	1.800
$\uparrow$	3	76.800	19.200	4.800	1.200
$\uparrow$	6	38.400	9.600	2.400	0.600
$\uparrow$	С	19.200	4.800	1.200	0.300
19.6608	1	307.200	76.800	19.200	4.800
$\uparrow$	2	153.600	38.400	93.600	2.400
$\uparrow$	4	76.800	19.10	4,800	1.200
$\uparrow$	8	38.400	9.600 🛇	2.400	0.600
$\uparrow$	10	19.200	4.800	1.200	0.300
22.1184	3	115.200	28.800	7.200	1.800
24.576	1	384.000	96.000	24.000	6.000
$\uparrow$	2	192.000	48.000	12.000	3.000
$\uparrow$	4	96.000	24.000	6.000	1.500
$\uparrow$	5	76.800	19.200	4.800	1.200
$\uparrow$	8	48.000	12.000	3.000	0.750
$\uparrow$	A	38.400	9.600	2.400	0.600
↑	10	24.000	6.000	1.500	0.375
27.0336	В	38.400	9.600	2.400	0.600
29.4912	$( \bigcirc \land$	460.800	115.200	28.800	7.200
$\uparrow$	3	153.600	38.400	9.600	2.400
↑		115.200	28.800	7.200	1.800
$\uparrow$		76.800	19.200	4.800	1.200
$\uparrow$	9	51.200	12.800	3.200	1.800
$\uparrow$	c	38.400	9.600	2.400	1.600
$\uparrow$	F	30.720	7.680	1.920	1.480
$\uparrow$	10	28.800	7.200	1.800	0.450
31.9488	D	38.400	9.600	2.400	0.600
34.4064	7	76.800	19.200	4.800	1.200

Table 3.10.3 Transfer Rate Selection (when baud rate generator is used and BR0CR<BR0ADDE> = 0)

Note 1. Transfer rates in I/O interface mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc and the system clock is the prescaler clock input.

Timer out clock (TA0TRG) can be used for source clock of UART mode only.

Calculation method the frequency of TA0TRG

Frequency of TA0TRG = Baud rate  $\times$  16

Note 1: The TMRA0 match detects signal cannot be used as the transfer clock in I/O interface mode.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

In I/O interface mode

In SCLK output mode with the setting SCOCR < IOC > = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SCOCR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SCOCR<SCLKS> register to generate the basic clock.

• In UART mode

The SC0MOD0<SC1:0> setting determines whether the baud rate generator clock, the internal system clock fSYS, the match detect signal from timer TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times - on the 7th, 8th, and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th, and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

#### (5) Receiving control

• In I/O interface mode

In SCLK output mode with the setting SCOCR < IOC > = 0, the RXD0 signal is sampled on the rising or falling edge of the shift clock which is output on the SCLK0 pin, according to the SCOCR <SCLKS> setting.

In SCLK input mode with the setting SC0CR<IOC> = 1, the RXD0 signal is sampled on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

• In UART mode

The receiving control block has a circuit which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated. The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU has finished reading the contents of receiving buffer 2 (SC0BUF), more data can be received and stored in receiving buffer 1. However, if receiving buffer 2 (SC0BUF) has not been read completely before all the bits of the next data item are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SCOCR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wakeup function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

(7) Transmission counter

The transmission counter is a 4-bit binary counter which is used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.

# Figure 3.10.4 Generation of the Transmission Clock

- (8) Transmission controller
  - In I/O interface mode

In SCLK output mode with the setting SCOCR < IOC > = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising edge or falling edge of the shift clock which is output on the SCLK0 pin, according to the SCOCR < SCLKS > setting.

In SCLK input mode with the setting SC0CR<IOC> = 1, the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

In UART mode


When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

Handshake function

Use of  $\overline{\text{CTS0}}$  pin allows data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake functions is enabled or disabled by the SC0MOD<CTSE> setting.

When the  $\overline{\text{CTS0}}$  pin goes high on completion of the current data send, data transmission is halted until the  $\overline{\text{CTS0}}$  pin goes low again. However, the INTTX0 interrupt is generated, it requests the next data send to the CPU. The next data is written in the transmission buffer and data sending is halted.

Although there is no  $\overline{\text{RTS}}$  pin, a handshake function can easily be configured by assigning any port to perform the  $\overline{\text{RTS}}$  function. The  $\overline{\text{RTS}}$  should be output high to request send data halt after data receive is completed by software in the RXD interrupt routine.



(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU, in order one bit at a time starting with the least significant bit (LSB) and finishing with the most significant bit (MSB). When all the bits have been shifted out, the empty transmission buffer generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SCOBUF. The data is transmitted after the parity bit has been stored in SCOBUF<TB7> in 7-bit UART mode or in SCOMODO<TB8> in 8-bit UART mode. SCOCR<PE> and SCOCR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SCOBUF), and then compared with SCOBUF<RB7> in 7 bit UART mode or with SCOCR<RB8> in 8 bit UART mode. If they are not equal, a parity error is generated and the SCOCR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

Following shows the overrun generating process flow example.

(Receiving interrupts routine)

(1) Read of receiving buffer

(2) Read of error flag

(3) If < OERR > = "1"

Then

- A) Set to receiving enable write "0" to <RXE>
- B) Wait end of now flame
- C) Read of receiving buffer
- D) Read of error flag
- (E) Set to receiving enable write "1" to <RXE>
- F) Request transmission again

#### (4) Other process

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a framing error is generated.

#### (12) Timing generation

a. In UART mode

## Receiving

Mode	9 Bits (Note)	8 Bits + Parity (Note)	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	_	Center of last bit (Parity bit)	Center of stop bit
Overrun error timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit

Note: In 9-bit mode and 8 bits + parity mode, interrupts coincide with the 9th bit pulse.

Thus, when servicing the interrupt, it is necessary to allow a 1-bit period to elapse (So that the stop bit can be transferred) in order to allow proper framing error checking.


#### Transmitting


8			
Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt timing	Just before stop bit is transmitted	Just before last data bit is transmitted	Just before last data bit is transmitted


#### b. I/O interface


<b>b. 1/0</b> miter	iace								
Transmission	SCLK output mode	Immediately after the last bit. (See Figure 3.10.19)							
interrupt	SCLK input mode	Immediately after rise of last SCLK signal rising mode, or							
timing		immediately after fall in falling mode. (See Figure 3.10.20)							
Dessiving	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC0BUF)							
Receiving	$\overline{C}$	(e.g., immediately after last SCLK). (See Figure 3.10.21)							
interrupt	SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC0BUF)							
timing		(e.g., immediately after last SCLK). (See Figure 3.10.22)							


## 3.10.3 SFRs













Note2:Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD<BR0K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR0ADD register do not affext operation, and undefined data is read from these unused bits.

Figure 3.10.11 Baud Rate Generator Control (Channel 0, BR0CR, BR0ADD)



Note2:Set BR1CR <BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD<BR1K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR1ADD register do not affect operation, and undefined data is read from these unused bits.

Figure 3.10.12 Baud Rate Generator Control (Channel 1, BR1CR, BR1ADD)




## 3.10.4 Operation in Each Mode

#### (1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.


This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input external synchronous clock SCLK.



a. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the transmission buffer.


When all the data has been output, INTESO<ITXOC> is set to 1, causing an INTTX0 interrupt to be generated.




b. Receiving

In SCLK output mode the synchronous clock is output on the SCLK0 pin and the data is shifted to receiving buffer 1. This is initiated when the receive interrupt flag INTESO<IRX0C> is cleared as the received data is read. When 8-bit data is received, the data is transferred to receiving buffer 2 (SC0BUF) following the timing shown below and INTESO<IRX0C> is set to 1 again, causing an INTRX0 interrupt to be generated.

Setting SC0MOD0<RXE>to 1 initiates SCLK0 output,





In SCLK input mode the data is shifted to receiving buffer 1 when the SCLK input goes active. The SCLK input goes active when the receive interrupt flag INTESO<IRXOC> is cleared as the received data is read. When 8-bit data is received, the data is shifted to receiving buffer 2 (SCOBUF) following the timing shown below and INTESO<IRXOC> is set to 1 again, causing an INTRX0 interrupt to be generated.




Figure 3.10.22 Receiving Operation in I/O Interface Mode (SCLK0 input mode) (Channel 0)

Note: The system must be put in the receive enable state (SCMOD0<RXE> = 1) before data can be received.

c. Transmission and receiving (Full duplex mode)

When full duplex mode is used, set the receive interrupt level to 0 and set enable the level of transmit interrupt. Ensure that the program which transmits the interrupt reads the receiving buffer before setting the next transmit data.

The following is an example of this:

Example:	Channel (	0	SCLK o	nutnut
Lizampic.	onamer	ο,	DOLLIC	Jupput

	Exan	npl	e: (	Jha	nne	el 0	, S(	ĽĽ	ί οι	itput 🦳
			E	Bau	d ra	ate	= 9	600	) bp	s
			f	c =	14.'	745	6 M	IHz	Z	
	* (	Cloc	k sta	ate						System clock: High frequency (fc)
										Clock gear: 1 (fc)
										Prescaler clock: fFPH
Ν	Aain routine	Э								
		7	6	5	4	3	2	1	0	Set the INTTX0 level to 1.
:	INTES0	0	0	0	1	0	0	0	0	Set the INTRX0 level to 0.
1	P8CR	-	-	-	-	-	1	0	1	Set P80, P81, and P82 to function as the TXD0,
										<ul> <li>RXD0, and SCLK0 pins respectively.</li> </ul>
1	P8FC	-	-	-	-	-	1	-	1	
			0	0	0	0	0	0	0	Select I/O interface mode.
	SC0MOD1	1	1	0	0	0	0	0	0	Select full duplex mode.
:	SC0CR	0	0	0	0	0	0	0	0	SCLK_out, transmit on negative edge, receive on
									((	positive edge.
	BROCR	0	0	1	1	0	0	1<	1	Baud rate = 9600 bps
		0 *	0 *	1 *	0 *	0 *	0 *	0	0	Enable receiving. Set the transmit data and start.
	SC0BUF							C		Set the transmit data and start.
	NTTX0 inte		ot ro	utine	;	2			$\geq$	
	Acc SCOB	UF					$\geq$		~	Read the receiving buffer.
	SC0BUF	-	-	Х	X		7	X	Х	Set the next transmit data.
	X: Don't ca	re, -	-: No	o cha	ange		))			
				6	7,					$\wedge$
			(	(		)				
		/		$\sim$	$\subseteq$				~	
			77	$\langle \uparrow \rangle$					2	
				Ŋ				(	$\overline{\gamma}$	
			_			$\langle \rangle$			//	))
	$\bigtriangledown$						$\langle \rangle$	$\sim$		
					$ \subset $			$\geq$	$\searrow$	
		$\checkmark$				$\langle \rangle$				
$\sim$							$\sim$	$\geq$		
	$\square$			(	$\geq$			×		
	$\sim$			2	.(					
(())	)				$\langle \rangle$					
$\langle \langle \bigcirc \rangle$			((		$\mathcal{N}$					
		$\square$	1		))					
	$\geq$	1								
$\langle \rangle$	$\sim$		$\langle$	>						
$\sim$				V.						


(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting the serial channel mode register SC0MOD0<SM1:0> field to 01.

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SCOCR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (Enabled).

Setting example: When transmitting data of the following format, the control registers


should be set as described below. This explanation applies to channel



## (3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SCOMODO<SM1:0> to 10. In this mode a parity bit can be added (Use of a parity bit is enabled or disabled by the setting of SCOCR<PE>); whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (Enabled).

Setting example: When receiving data of the following format, the control registers should be set as described below.



\* Clock state Main settings 7 6 5 4 3 2 1 0 P8CR 0 — 0 1 X 1 0 0 1 SCOMOD SC0CR 0 1 X X X 0 0 Х 0 0 1 0 1 0 1 BROCR 0 - - - 1 1 0 0 INTES0 Interrupt processing Acc  $\leftarrow$  SCOCR AND 00011100 if Acc  $\neq$  0 then ERROR ← SCOBUF Acc

System clock: High frequency (fc) Clock gear: 1 (fc) Prescaler clock: System clock

Set P80 to function as the TXD0 pin. Enable receiving in 8-bit UART mode. Add even parity. Set the transfer rate to 9600 bps. Enable the INTTX0 interrupt and set it to interrupt level 4.

Check for errors Read the received data.

ł

#### X: Don't care, -: No change


(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SC0MOD0<SM1:0> to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is written to SCOMOD0<TB8>. In the case of receiving it is stored in SCOCR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SCOBUF data.

#### Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SC0MOD0<WU> to 1. The interrupt INTRX0 can only be generated when <RB8> = 1.




The TXD pin of each slave controller must be in open-drain output mode.

Figure 3.10.23 Serial Link Using Wakeup Function

# Protocol

a. Select 9-bit UART mode on the master and slave controllers.


- b. Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- c. The master controller transmits data one frame at a time. Each frame includes an 8-bit select code which identifies a slave controller. The MSB (Bit8) of the data (<TB8>) is set to 1.




- d. Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The controller whose code matches clears its WU bit to 0.
- e. The master controller transmits data to the specified slave controller (The controller whose SC0MOD<WU> bit has been cleared to 0). The MSB (Bit8) of the data (<TB8>) is cleared to 0.

controller has been completed.

f. The other slave controllers (Whose <WU> bits remain at 1) ignore the received data because their MSBs (Bit8 or <RB8>) are set to 0, disabling INTRX0 interrupts. The slave controller whose WU bit = 0 can also transmit to the master controller. In this way it can signal the master controller that the data transmission from the master





## 3.11 Analog/Digital Converter

The TMP91C829 incorporates a 10-bit successive approximation type analog/digital converter (AD converter) with 8-channel analog input.

Figure 3.11.1 is a block diagram of the AD converter. The 8-channel analog input pins (AN0 to AN7) are shared with the input-only port, port A and can thus be used as an input port.

Note: When IDLE2, IDLE1 or STOP mode is selected, so as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.






Figure 3.11.1 Block Diagram of AD Converter


## 3.11.1 Analog/Digital Converter Registers

The AD converter is controlled by the two AD mode control registers: ADMOD0 and ADMOD1. The eight AD conversion data upper and lower registers (ADREG04H/L, ADREG15H/L, ADREG26H/L, and ADREG37H/L) store the results of AD conversion.

Figure 3.11.2 shows the registers related to the AD converter.








AD Mode Control Register 1

Figure 3.11.3 AD Converter Related Register

			AD Conv	ersion Data	a Lower Re	gister 0/4			
		7	6	5	4	3	2	1	0
ADREG04L	Bit symbol	ADR01	ADR00						ADR0RF
(02A0H)	Read/Write		2						R
	After reset	Unde	efined				/	/	0
	Function		2 bits of AD				$\sim$		AD conversion
		conversion r	esult.						data storage flag
									1: Conversion
								$\mathcal{D}$	result stored
		4				~	(7/5)	r.	
				ersion Data	l Inner Pe	aistor 0/1	$\langle \bigcirc \rangle$		
	$\sim$	7	6	5	4	3	2	1	0
ADREG04H	Bit symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
(02A1H)	Read/Write	ADR09	ADR00	ADR07	ADR00		ADR04	ADR03	ADR02
(0=/)	After reset				Unde	AL S	,	$\langle \rangle$	>
	Function			Stores	upper 8 bits A		result.	2	*
						75)		)	
				ersion Data		aister 1/5		(//)	
		7	6	5	4	3	2	<u>N</u>	0
ADREG15L	Bit symbol	ADR11	ADR10				16-0		ADR1RF
(02A2H)	Read/Write		R		$\sim$	$\backslash$	$\sum$	/	R
( , ,	After reset		efined		$\swarrow$	$\sim 1$	17	$\sim$	0
	Function	Stores lower	2 bits of AD				O		AD
		conversion re	esult.		> //	$\frown$			conversion result flag
			(	$\bigcirc$					1: Conversion result
				$\left( \right)$					stored
			$\square$		$\wedge$	$\sim$			
			AD Conv	ersion Data	a Upper Re	gister 1/5			
		7	6	5	4	3	2	1	0
ADREG15H	Bit symbol	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
(02A3H)	Read/Write	$\square$		(	TA F	२			
	After reset	$\langle \langle \rangle \rangle^{L}$		$\langle \langle \langle \rangle \rangle$	Unde	fined			
	Function			Stores	upper 8 bits A	D conversion	result.		
			$, \langle$	$\langle - \rangle$	$\geq$				
	$\sim$	>	98	7 6 5	4 3 2	1 0			
	Channel x conversion i								
	conversion	L'SUIT							
$\sim$			ADREGxH	$\downarrow$		↓ A	DREGxL		
	$\langle \langle C \rangle$		7 6 5	4 3 2	1 0	765	4 3 2	1 0	
		$\sim$				$\square$			
	$\searrow$	~	$\searrow$	•	Bits 5 to 1 are	e alwavs read	as 1.		
	4				Bit0 is the AD	-		ag <adrxrf< td=""><td>&gt;. When the</td></adrxrf<>	>. When the
							-	-	en either of the
					registers (AD	REGxH, ADR	EGxL) is read	l, the flag is c	leared to 0.

AD Conversion Data Lower Register 0/4



1	< <	i				59.000 2/0		1	
		7	6	5	4	3	2	1	0
ADREG26L	Bit symbol	ADR21	ADR20						ADR2RF
(02A4H)	Read/Write	F	र						R
	After reset	Unde	fined						0
	Function	Stores lower:	2 bits of AD				$\sim$		AD conversion
		conversion re	sult.						data storage
							$( \bigcirc$		flag 1: Conversion
									result
									stored
						$\sim$	$(\sqrt{5})$		
			AD Conv	ersion Data	a Upper Re	gister 2/6			
		7	6	5	4	3	2	1	0
ADREG26H	Bit symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
(02A5H)	Read/Write				F				
	After reset				Unde	fined		1 15.	>
	Function			Stores u	pper 8 bits of	AD conversio	n result.	2	
						/ { }	(  (		
				ersion Data		aictor 3/7		$(\sqrt{2})$	
		7	6 AD CONV	5	4	> 3	2		0
	Dit events el			) ,		$\sim$	$\left( \begin{array}{c} 4 \\ 5 \end{array} \right)$		
ADREG37H (02A6H)		ADR31	ADR30				$\rightarrow$		ADR3RF
(02/(01))	Read/Write	RUndefined			$\rightarrow$				R
	After reset Function		2 bits of AD		$\rightarrow$ $\rightarrow$		$\rightarrow$		0 AD date
	FUNCTION	conversion r		$\mathcal{A}(\mathcal{N})$	> /	$\sim$			storage
		Conversion	Suit.		·				1: Conversion result
			(	$\frown$		$\searrow$ $//$			stored
				$\bigcirc$					
			AD Conve	rsion Resu	It Upper Re	egister 3/7			
		7	6	)) 5		3	2	1	0
ADREG37H	Bit symbol	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
(02A7H)	Read/Write				F				
、 <i>,</i>	After reset	$\langle \cap \rangle$		((	7/ Unde	fined			
	Function	1/ 1/2		Stores u	pper 8 bits of		n result.		
			$\sim$						
	Channel x		98	7 6 5	4 3 2				
	conversion r								
	$\sim$	$\bigtriangledown$							
			ADREGxH	$\downarrow$		↓ A	DREGxL		
$\langle$		))	7 6 5	4 3 2	1 0	765	4 3 2	1 0	
			(( ))	Ĩ					
$\langle \langle \langle \rangle \rangle$			249						
		2		•	Bits 5 to 1 are	alwaye road	ז אר 1		
	$\searrow$		$\searrow$		Bit0 is the AD			ag <adrxrf< td=""><td>&gt;. When the</td></adrxrf<>	>. When the
									en either of the
					registers (AD				
					- `	-	,	5	

# AD Conversion Result Lower Register 2/6



- 3.11.2 Description of Operation
  - (1) Analog reference voltage

A high-level analog reference voltage is applied to the VREFH pin; a low-level analog reference voltage is applied to the VREFL pin. To perform AD conversion, the reference voltage, the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, write a 0 to ADMOD1<VREFON> in AD mode control register 1. To start AD conversion in the off state, first write a 1 to ADMOD1<VREFON>, wait 3  $\mu$ s until the internal reference voltage stabilizes (This is not related to fc.), then set ADMOD0<ADS> to 1.

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMOD0<SCAN> = 0) Setting ADMOD1<ADCH2:0> selects one of the input pins AN0 to AN7 as the input channel.
- In analog input channel scan mode (ADMOD0<SCAN> = 1) Setting ADMOD1<ADCH2:0> selects one of the eight scan modes.

Table 3.11.1 illustrates analog input channel selection in each operation mode.

On a reset, ADMOD0<SCAN> is set to 0 and ADMOD1<ADCH2:0> is initialized to 000. Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

<adch2:0></adch2:0>	Channel Fixed <scan> = 0</scan>	Channel Scan <scan> = 1</scan>		
000	ANO	ANO		
001	AN1	$AN0 \rightarrow AN1$		
010	AN2	AN0 $\rightarrow$ AN1 $\rightarrow$ AN2		
011	AN3 ( (//	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$		
100	AN4	AN4		
101	AN5	$AN4 \rightarrow AN5$		
110	AN6	$AN4 \rightarrow AN5 \rightarrow AN6$		
111	AN7	$AN4 \to AN5 \to AN6 \to AN7$		

Table 3.11.1 Analog Input Channel Selection

(3) Starting AD conversion

To start AD conversion, write a 1 to ADMOD0<ADS> in AD mode control register 0 or ADMOD1<ADTRGE> in AD mode control register 1, pull the  $\overline{\text{ADTRG}}$  pin input from high to low. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to 1, indicating that AD conversion is in progress.

Writing a 1 to ADMOD0<ADS> during AD conversion restarts conversion. At that time, to determine whether the AD conversion results have been preserved, check the value of the conversion data storage flag ADREGxL<ADRxRF>.

During AD conversion, a falling edge input on the  $\overline{\text{ADTRG}}\,$  pin will be ignored.

(4) AD conversion modes and the AD conversion end interrupt

The four AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Chanel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPEAT> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD coversion triggers an INTAD AD conversion end interrupt request. Also, ADMODO<EOCF> will be set to 1 to indicate that AD conversion has been completed.

a. Channel fixed single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 00 selects conversion channel fixed single conversion mode.

In this mode data on one specified channel is converted once only. When the conversion has been completed, the ADMOD0<EOCF> flag is set to 1, ADMOD0<ADBF> is cleared to 0, and an INTAD interrupt request is generated.

b. Channel scan single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 01 selects conversion channel scan single conversion mode.

In this mode data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to 1, ADMOD0<ADBF> is cleared to 0, and an INTAD interrupt request is generated.

c. Channel fixed repeat conversion mode

Setting ADMODO<REPEAT> and ADMODO<SCAN> to 10 selects conversion channel fixed repeat conversion mode.

In this mode data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to 1 and ADMOD0<ADBF> is not cleared to 0 but held at 1. INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Setting <ITM0> to 0 generates an interrupt request every time an AD conversion is completed.

Setting <ITMO> to 1 generates an interrupt request on completion of every fourth conversion.

d. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 11 selects conversion channel scan repeat conversion mode.

In this mode data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to 1 and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to 0 but held at 1.

To stop conversion in a repeat conversion mode (e.g., in cases of c and d), write a 0 to ADMOD0<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMOD0<ADBF> is cleared to 0.

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to 0, IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases of c and d), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases of a and b), conversion does not restart when the halt is released (The converter remains stopped).

Table 3.11.2 shows the relationship between the AD conversion modes and interrupt requests.

Mode	Interrupt Request Constration	(ADMOD0				
Mode	Interrupt Request Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>		
Channel fixed single conversion mode	After completion of conversion	$\langle \mathbf{x} \rangle$	) o	0		
Channel scan single conversion mode	After completion of scan conversion	×	0	1		
Channel fixed repeat conversion mode	Every conversion Every forth conversion	0	1	0		
Channel scan repeat conversion mode	After completion of every scan conversion	×	1	1		

X: Don't care

(5) AD conversion time

84 states (4.7  $\mu$ s at fFPH = 36 MHz) are required for the AD conversion of one channel.

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG04H/L to ADREG37H/L) store the results of AD conversion. (ADREG04H/L to ADREG37H/L are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers ADREG04H/L to ADREG37H/L. In other modes the AN0 and AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7 conversion results are stored in ADREG04H/L, ADREG15H/L, ADREG26H/L, and ADREG37H/L respectively.

Table 3.11.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

	AD Conversion Result Register					
Analog Input Channel (Port A)	Conversion Modes Other than at Right	Channel Fixed Repeat Conversion Mode (every 4 th conversion)				
ANO	ADREG04H/L					
AN4		ADREG04H/L				
AN1	ADREG15H/L	ADREG15H/L				
AN5		ADREGISINE				
AN2	ADREG26H/L	ADREG26H/L				
AN6						
AN3	ADREG37H/L	ADREG37H/L				
AN7						

Table 3.11.3 Correspondence between Analog Input Channels and AD Conversion Result Registers

<ADRxRF>, bit0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to 1. When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to 0.

Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to 0.

Setting example:

a. Convert the analog input voltage on the AN3 pin and write the result, to memory address 0800H using the AD interrupt (INTAD) processing routine.

Main routine: 2 1 0 Enable INTAD and set it to interrupt level 4. ADMOD1 Set pin AN3 to be the analog input channel. 1 1 Start conversion in channel fixed single conversion mode. ADMOD0 хx 0 0 0 0 0 Interrupt routine processing example: WA ← ADREG37 Read value of ADREG37L and ADREG37H into 16-bit general-purpose register WA. WA Shift contents read into WA six times to right and zero fill upper >>6 bits. (0800H) Write contents of WA to memory address 0800H. ← WA This example repeatedly converts the analog input voltages on the three pins ANO, AN1, and AN2, using channel scan repeat conversion mode. Disable INTAD.

INTE0AD							
ADMOD1	$\leftarrow 1/1$	Х	Х	0	0	1	0
ADMOD0	κхх	0	0	0	1	1	1

Disable INTAD. Set pins AN0 to AN2 to be the analog input channels. Start conversion in channel scan repeat conversion mode.

```
X: Don't care, -: No change
```

# 3.12 Watchdog Timer (Runaway detection timer)


The TMP91C829 features a watchdog timer for detecting runaway.

The watchdog timer (WDT) is used to return the CPU to normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.


Connecting the watchdog timer output to the reset pin internally forces a reset. (The level of external RESET pin is not changed.)

#### 3.12.1 Configuration

Figure 3.12.1 is a block diagram of the watchdog timer (WDT).



Note: The watchdog timer cannot operate by disturbance noise in some case. Take care when design the device.



91C829-153

### 3.12.2 Control Registers

The watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
  - a. Setting the detection time for the watchdog timer in <WDTP>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. On a reset this register is initialized to WDMOD < WDTP1:0 > = 00.

The detection times for WDT are shown in Figure 3.12.4.

b. Watchdog timer enable/disable control register <WDTE>

On a reset WDMOD<WDTE> is initialized to 1, enabling the watchdog timer. To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the watchdog timer control register <WDCR>. This makes it

difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to 1.

c. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR>is initialized to 0 on a reset, a reset by the watchdog timer will not be performed.

#### (2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

• Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

WDMOD $\leftarrow 0$ ---Clear WDMOD<WDTE> to 0.WDCR $\leftarrow 1$ 011001WITH $\leftarrow 1$ 001Write the disable code (B1H).

• Enable control Set WDMOD<WDTE> to 1

WDCR


• Watchdog timer clear control


To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

 $\leftarrow$  0 1 0 0 1 1 1 0 Write the clear code (4EH).

Note1: If it is used disable control, set the disable code (B1H) to WDCR after write the clear code (4EH) once. (Please refer to setting example.)

Note2: If it is changed Watchdog timer setting, change setting after set to disable condition once.





#### 3.12.3 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1:0> has elapsed. The watchdog timer must be zero cleared in software before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (Runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an anti-mulfunction program. By connecting the watchdog timer out pin to a peripheral device's reset input, the occurrence of a CPU malfunction can also be relayed to other devices.

The watch dog timer works immediately after reset.

The watchdog timer does not operate in IDLE1 or STOP mode, as the binary counter continues counting during bus release (When BUSAK goes low).

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.

Example: a. Clear the binary counter.

WDMOD

WDCR

- WDCR  $\leftarrow$  0 1 0 0 1 1 1 0 Write the clear code (4EH).
- b. Set the watchdog timer detection time to  $2^{17}/\text{fsys}$ .
  - WDMOD  $\leftarrow$  1 0 1 -
- c. Disable the watchdog timer.

# 3.13 Multi Vector Control

## 3.13.1 Multi Vector Controller

(1) Outline

By rewriting the value of multi vector control register (MVEC0 and MVEC1), a vector table is arbitrarily movable.

(2) Control register

The amount of 228 bytes become an interruption vector area from the value set as vector control register (MVEC0 and MVEC1).

100101 0011	Tor Toglotor	oompoonic							
	7	6	5	4	3 ((	2	1	0	
MVEC0 Bit symbol	VEC7	VEC6	VEC5	VEC4	VEC3	VEC2	VEC1	VEC0	
(00AEH) Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
After reset	1	1	1	1	Ź	1		✓ 1	
Function				Vector addre	ess A15 to A8	(	3		
					/( ))	$\Diamond$			
	7	6	5	4	3	2		0	
MVEC1 Bit symbol	VEC15	VEC14	VEC13	VEC12	VEC11	VEC10	VEC9	VEC8	
(00AFH) Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
After reset	1	1	1 6		1 /	$\overline{\partial 1}^{\mathcal{V}}$	1	1	
Function			2(	Vector addres	ss A23 to A16	// 5)			
Circuit composition CPU OUTPUT address AL23 to AL8 AL23 to AL8 CS circuit from FFFF28H to FFFFFH CS AB Internal address A23 to A8 Register (WVEC0) Register (WVEC1) CS AL23 to AL8 AB AB AB AB AB A23 to AB									

Vector control register composition



#### 3.13.2 Multi Boot Mode

#### (1) Outline

The TMP91C829 has multi boot mode available as an on-board programming operation mode. When in multi boot mode, the boot ROM is mapped into memory space. This boot ROM is a mask ROM that contains a program to rewrite the flash memory on board.

Rewriting is accomplished by connecting the TMP91C829's SIO and the programming tool (Controller) and then sending commands from the controller to the target board.

The boot program included in the boot ROM only has the function of a loader for transferring program data from an external source into the device's internal RAM.

Rewriting can be performed by UART. From 1000H to 105FH in device's internal RAM is work area of boot program. Don't transfer program data in this work area.

Figure 3.12.1 shows an example of how to connect the programming controller and the target board (when ROM has 16-bit data bus).





Figure 3.13.1 Example for Connecting Units for On-board Programming

## (2) Mode setting

To execute on-board programming, start the TMP91C829 in multi boot mode. Settings necessary to start up in multi boot mode are shown below.




After setting the  $\overline{\text{BOOT}}$  pin each to the above conditions and a  $\overline{\text{RESET}}$ , the TMP91C829 start up in multi boot mode.

#### (3) Memory map

Figure 3.12.2 shows memory maps for multi chip and multi boot modes. When start up in multi boot mode, internal boot ROM is mapped in FFF800H address, the boot program starts up.

When start up in multi chip mode, internal boot ROM is mapped in 1F800H address, it can be made to operate arbitrarily by the user. Program starting address is 1F800H.



16.000 MHz

(4) SIO interface specifications

The following shows the SIO communication format in multi boot mode.

Before on-board programming can be executed, the communication format on the programming controller side must also be setup in the same way as for the TMP91C829.

Note that although the default baud rate is 9600 bps, it can be changed to other values as shown in Table 3.13.3.

Serial transfer mode:	UART (Asynchronous communication) mode, full-duplex communication.
Data length:	8 bits.
Parity bit:	None.
STOP bit:	1 bit.
Handshake:	Microcontroller (P83) $\rightarrow$ Programming controller.
Baud rate (Default):	9600 bps.

(5) SIO data transfer format

20.000 MHz

Table 3.13.1 through 3.13.6 show supported frequencies, data transfer format, baud rate modification commands, operation commands, version management information, and frequency measurement result with data store location, respectively.

Also refer to the description of boot program operation in the latter pages of this manual as you read these tables.

32.000 MHz

33.868 MHz

36.000 MHz

<b>N</b>	Table 3.13.2 Transfer Format									
	Number of Bytes Transferred	Transfer Data from Controller to TMP91C829	Baud Rate	Transfer Data from TMP91C829 to Controller						
Boot ROM	1st byte	Matching data (5AH)	9600 bps	<ul> <li>(Frequency measurement and baud rate auto set)</li> </ul>						
	2nd byte		9600 bps	OK: Echo back data (5AH) Error: Nothing transmitted						
	3rd byte	- \	9600 bps	Version management information						
	6th byte			(See Table 3.13.5)						
	7th byte	$\sum$	9600 bps	Frequency information (See Table 3.13.6)						
	8th byte	Baud rate modification command	9600 bps	-						
	9th byte	(See Table 3.13.3)	9600 bps	OK: Echo back data						
		-		Error: Error code X 3						
$\langle$	10th byte	User program extended Intel Hex format (Binary)	Changed new baud rate	Error: Operation stop by checksum error						
	n'th – 4 byte									
	n'th – 3 byte	_	Changed new baud rate	OK: SUM (High)						
			-	(See (6) (iii) Notes on SUM)						
	n'th – 2 byte	_	Changed new baud rate	OK: SUM (Low)						
	n'th – 1 byte	User program start command (C0H)	Changed new baud rate							
		(See Table 3.13.4)	Changed new baud rate	OK: Echo back data (C0H)						
	n'th byte	1		Error: Error code X 3						
RAM	_	JUMP to user program start address								

Table 3.13.1 Supported Frequencies 25.000 MHz

22.579 MHz

Error code X 3 means sending an error code three times. Example, when error code is 62H, TMP91C829 sends 62H three times. About error code, see (6)(b) Error code.

Baud Rate (bps)	9600	19200	38400	57600	115200
Modification Command	28H	18H	07H	06H	03H

Table 3.13.4	<b>Operation Command</b>
10010-0.10.4	operation communa

Operation Command	Operation	
СОН	Start user program	
		(())

#### Table 3.13.5 Version Management Information

Version Information AS	SCII code		V		)	)
FRM1 46	6H, 52H, 4DH, 31H	>/	$\backslash$	))		/

		5.0 T TCqu	choy mout	arementer		$\frown$
Frequency of Resonator (MHz)	16.000	20.000	22.579	25.000	32.000	33.868 36.000
1000H (RAM store address)	00H	01H	02H	03H	04H	05H 06H

Table 3.13.6 Frequency Measurement Result Data

(6) Description of SIO boot program operation

When you start the TMP91C829 in multi BOOT mode, the boot program starts up. The boot program provides the RAM loader function described below.

#### RAM loader

2

The RAM loader transfers the data sent from the controller in extended Intel Hex format into the internal RAM. When the transfer has terminated normally, the RAM loader calculates the SUM and sends the result to the controller before it starts executing the user program. The execution start address is the first address received. This RAM loader function provides the user's own way to control on-board programming.

To execute on board programming in the user program, you need to use the flash memory command sequence to be connected. (Must be matched to the flash memory addresses in multi boot mode.)

a Operational procedure of RAM loader

- 1. Connect the serial cable. Make sure to perform connection before resetting the microcontroller.
  - Set the  $\overline{\text{BOOT}}$  pin to "boot" and reset the microcontroller.
- 3. The receive data in the 1st byte is the matching data. When the boot program starts in multi boot mode, it goes to a state in which it waits for the matching data to receive. Upon receiving the matching data, it automatically adjusts the serial channels' initial baud rate to 9600 bps. The matching data is 5AH.
- 4. The 2nd byte is used to echo back 5AH to the controller upon completion of the automatic baud rate setting in the 1st byte. If the device fails in automatic baud rate setting, it goes to an idle state.
- 5. The 3rd byte through 6th byte are used to send the version management information of the boot program in ASCII code. The controller should check that the correct version of the boot program is used.

- The 7th byte is used to send information of the measured frequency. The controller should check that the frequency of the resonator is measured correctly.
- 7. The receive data in the 8th byte is the baud rate modification data. The five kinds of baud rate modification data shown in Table 3.13.3 are available. Even when you do not change the baud rate, be sure to send the initial baud rate data (28H; 9600 bps). Baud rate modification becomes effective after the echo back transmission is completed.
- 8. The 9th byte is used to echo back the received data to the controller when the data received in the 8th byte is one of the baud rate modification data corresponding to the device's operating frequency. Then the baud rate is changed. If the received baud rate data does not correspond to the device's operating frequency, the device goes to an idle state after sending 3 bytes of baud rate modification error code (62H).
- 9. The receive data in the 10th byte through n'th 4 byte is received as binary data in extended Intel Hex format. No received data is echoed back to the controller. The RAM loader processing routine ignores the received data until it receives the start mark (3AH for ":") in extended Intel Hex format. Nor does it send error code to the controller. After receiving the start mark, the routine receives a range of data from the data length to checksum and writes the received data to the specified RAM addresses successively.

After receiving one record of data from start mark to checksum, the routine goes to a start mark waiting state again.

If a receive error or checksum error of extended Intel Hex format occurs, the device goes to an idle state without returning error code to the controller.

Because the RAM loader processing routine executes a SUM calculation routine upon detecting the end record, the controller should be placed in a SUM waiting state after sending the end record to the device.

- 10. The n'th 3 byte and the n'th 2 byte are the SUM value that is sent to the controller in order of upper byte and lower byte. For details on how to calculate the SUM, refer to "Notes on SUM" in the latter page of this manual. The SUM calculation is performed only when no write error, receive error, or extended Intel Hex format error has been encountered after detecting the end record. Soon after calculation of SUM, the device sends the SUM data to the controller. The controller should determine whether writing to the RAM has terminated normally depending on whether the SUM value is received after sending the end record to the device.
- 11. After sending the SUM, the device goes to a state waiting for the user program start code. If the SUM value is correct, the controller should send the user program start command to the n'th 1 byte. The user program start command is COH.
- 12. The n'th byte is used to echo back the user program start code to the controller. After sending the echo back to the controller, the stack pointer is set to 105FH and the boot program jumps to the first address that is received as data in extended Intel Hex format.
- 13. If the user program start code is wrong or a receive error occurs, the device goes to an idle state after returning three bytes of error code to the controller.

#### b. Error code

The boot program sends the processing status to the controller using various code. The error code is listed in the table below.

Error Code	Meaning of Error Code				
62H	Baud rate modification error occurred.				
64H	Operation command error occurred.				
A1H	Framing error in received data occurred.				
A3H	Overrun error in received data occurred.				

\*1: When a receive error occurs when receiving the user program, the device does not send the error code to the controller.

\*2: After sending the error code, the device goes to an idle state.

- c. Notes on SUM
- 1. Calculation method

SUM consists of byte + byte ... + byte, the sum of which is returned in word as the result. Namely, data is read out in byte and sum of which is calculated, with the result returned in word.

#### Example:

	If the data to be calculated consists of the four bytes
A1H	shown to the left, SUM of the data is:
B2H	A1H + B2H + C3H + D4H = 02EAH
СЗН	SUM (HIGH) = 02H
D4H	SUM (LOW) = EAH

## 2. Calculation data


The data from which SUM is calculated is the RAM data from the first address received to the last address received.

The received RAM write data is not the only data to be calculated for SUM. Even when the received addresses are noncontiguous and there are some unwritten areas, data in the entire memory area is calculated. The user program should not contain unwritten gaps.

## d. Notes on extended Intel Hex format (Binary)


After receiving the checksum of a record, the device waits for the start mark (3AH for ":") of the next record. Therefore, the device ignores all data received between records during that time unless the data is 3AH.

- 2. Make sure that once the controller program has finished sending the checksum of the end record, it does not send anything and waits for two byes of data to be received (Upper and lower bytes of SUM). This is because after receiving the checksum of the end record, the boot program calculates the SUM and returns the calculated SUM in two bytes to the controller.
- 3. It becomes the cause of incorrect operation to write to areas out of device's internal RAM. Therefore, when an extended record is transmitted, be sure to set a paragraph address to 0000H.
- 4. Always make sure the first record type is an extended record. Because the initial value of the address pointer is 00H.



5. Transmit a user program not by the ASCII code but by binary. However, start mark ":" is 3AH (ASCII code).

Example: Transmit data in the case of writing in 16-byte data from address 1060H



e. Error when receiving user program

If the following errors occur in extended Intel Hex format when receiving the user program, the device goes to an idle state.

- When the record type is not 00H, 01H, 02H
- When a checksum error occurs

f. Error between frequency measurement and baud rate

The boot program measures the resonator frequency when receiving matching data. If an error is under 3%, the boot program decides on that frequency. Since there is an overlap between the margin of 3% for 32.000 MHz and 33.868 MHz, the boundary is set at the intermediate value between the two. The baud rate is set based on the measured frequency. Each baud rate includes a set error shown in Table 3.13.8. For example, in the case of 20.000 MHz and 9600 bps, the baud rate is actually set at 9615.38 bps with an error of 0.2%. To establish communication, the sum of the baud rate set error shown in Table 3.13.8 and the frequency error need to be under 3%.

	9600 bps	19200 bps	38400 bps	57600 bps	115200 bps
16.000 MHz	0.2	0.2	0.2	-0.6	-0.8
20.000 MHz	0.2	0.2	0.2	-0.2	0.9
22.579 MHz	0	0.7	0	0	0
25.000 MHz	-0.2	0.5	-0.1	0.5	0.5
32.000 MHz	0.1	0.2	0.2	0	0.6
33.868 MHz	0.2	0.2	0.2	0	0.7
36.000 MHz	0.2	0.2	-0.7	0.2	0.2

#### Table 3.13.8 Set Error of Each Baud Rate (%)

(7) Ports setup of the boot program

Only ports shown in Table 3.13.9 are setup in the boot program. At the time of boot program use, be careful of the influence on a user system. Do not use  $\overline{\text{CS0}}$  space and P60 in the system which uses the boot program.

Other ports are not setting up, and are the reset state or the state of boot program starting.

		lä	able 3.13.9	Ports Setting List
Ports	Function	Input/output	High/low	Notes
P60	CS0	Output	-	CS0 space is 20000H to 201FFH.
P61	Port	Output	_	
P62	Port	Output	High	
P63	Port	Output	_	
P80	Port	Input	High	Not open-drain port.
				This port becomes TXD0 after matching data reception.
P81	RXD0	Input	High	
P82	Port	Input	_	
P83	Port	Input	Low	This port is set as the output and becomes RTS0 after
				matching data reception.
P84	Port	Input	_	
P85	Port	Input		
P86	Port	Input	- (	
P87	Port	Input	(	

-: Un-setting up

(8) Setting method of microcontroller peripherals

Although P83 has the  $\overline{\text{RTS0}}$  function, it is initially in a high-impedance state and not set as  $\overline{\text{RTS0}}$ . To establish serial communication, attach a pull-down resistor to P83.

# 4. Electrical Characteristics

## 4.1 Maximum Ratings

Parameter	Symbol	Rating	Unit
Power supply voltage (5 V)	HVcc	-0.5 to 5.75	
Power supply voltage (3 V)	LVcc	-0.5 to 4.0	<u> </u>
Input voltage	VIN	-0.5 to Vcc + 0.5	$\sum$
Output current (Per pin)	IOL	2	$\sim$
Output current (Per pin)	IOH	_2	)) $max$
Output current (Total)	ΣΙΟL	80	mA
Output current (Total)	ΣΙΟΗ	-80	
Power dissipation (Ta = $85^{\circ}$ C)	PD	600	mW
Soldering temperature (10 s)	TSOLDER	260	
Storage temperature	TSTG	-65 to 150	୍ର୍ଦ୍
Operating temperature	TOPR	-20 to 70	$\sim$

Note: The maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no maximum rating value will ever be exceeded.

#### Solderability of lead free products

Test	Test condition	Note
parameter		
Solderability	(1) Use of Sn-37Pb solder Bath	Pass:
	Solder bath temperature =230°C, Dipping time = 5 seconds	solderability rate until forming $\ge 95\%$
	The number of times = one, Use of R-type flux	
	(2) Use of Sn-3.0Ag-0.5Cu solder bath	
	Solder bath temperature =245°C, Dipping time = 5 seconds	
	The number of times = one, Use of R-type flux (use of lead free)	

# 4.2 DC Characteristics (1/2)

	Parameter	Symbol	Condition	Min	Typ. (Note)	Max	Unit
(A'	wer supply voltage (5 V) Vcc = HVcc) Vss = DVss = 0 V)	HVCC	fc = 10 to 36 MHz	4.75		5.25	V
Po	wer supply voltage (3 V)	LVCC	fc = 10 to 36 MHz	3.0		3.6	V
	D0 to D7, P10 to P17 (D8 to D15)	HVIL				0.8	
ige	Other ports	V <sub>IL1</sub>			$\sim$ (C	0.3 HVcc	
Input low voltage	RESET, NMI P56 (INT0), P70 (INT1) P72 (INT2), P73 (INT3) P75 (INT4), P90 (INT5)	V <sub>IL2</sub>		-0.3		0.25 HVcc	
	AM0, AM1	V <sub>IL3</sub>			d( >	0.3	
	X1	V <sub>IL4</sub>				0.2 LVcc	V
	D0 to D7, P10 to P17 (D8 to D15)	VIH		2.2	$\left( \right) \right) \left( \right)$	$\sim 0$	
age	Other ports	V <sub>IH1</sub>		0.7 HVcc		90	
nput low voltage	RESET, NMI P56 (INT0), P70 (INT1) P72 (INT2), P73 (INT3) P75 (INT4), P90 (INT5)	V <sub>IH2</sub>	(	0.75 HVcc		HVcc + 0.3	
	AM0, AM1	V <sub>IH3</sub>		HVcc – 0.3		))	
	X1	V <sub>IH4</sub>	$\langle \langle ($	0.8 LVcc	$\frown$	LVcc + 0.3	
Ou	Itput low voltage	VOL	IOL = 1,6 mA	$\sim$		0.45	
Ou	itput high voltage	V <sub>OH</sub>	IOH = -400 μA	4.2			V
Inp	out leakage current	ILI		0.02	±5	$0.0 \le VIN \le HVcc$	μA
Ou	Itput leakage current	ILO	$(\bigcirc \bigcirc$	0.05	±10	$0.2 \leq \text{VIN} \leq \text{HVcc} - 0.2$	
	wer down voltage STOP, RAM back up)	VSTOP	2.0		3.6	VIL2 = 0.2 HVcc, V IH2 = 0.8 HVcc	V
R	ESET pull-up resistor	RRST	( ) 40		200	$\text{HVcc} = 5 \text{ V} \pm 5\%$	kΩ
Pir	n capacitance	CIO	<	$\left( \left( \right) \right)$	10	fc = 1 MHz	рF
	hmitt width ESET , NMI , INT0 to INT5	VTH	0.4	1.0			V
	ogrammable pull-up sistor	RKH	40		200	$HVcc = 5 V \pm 5\%$	kΩ
NC	DRMAL (Note 2)			7	40	$HVcc = 5 V \pm 5\%$ LVcc = 3.0 to 3.6 V fc = 36 MHz	mA
IDI	LE2				20		
ID	"E1	$\left( \begin{array}{c} \\ \\ \end{array} \right)$			14		
ST	OP				100	$\label{eq:HVcc} \begin{split} &HVcc=5\;V\pm5\%\\ &LVcc=3.0\;\text{to}\;3.6\;V\\ &Ta\leq70^\circC \end{split}$	μA

Note 1: Typical values are for when  $Ta = 25^{\circ}C$ , HVcc = 5.0 V and LVcc = 3.3 V unless otherwise noted.

Note 2: Icc measurement conditions (NORMAL):

All functions are operational; output pins are open and input pins are fixed.

# 4.3 AC Characteristics

(1) $HVcc = 5.0 V \pm 5\%$ , $LVcc = 3$ .	.0 to 3.6 V
---	-------------

No.	No. Parameter		Symbol Variat		f <sub>FPH</sub> = 3	36 MHz	Unit
INU.	Falameter	Symbol	Min	Max	Min	Max	Unit
1	f <sub>FPH</sub> period ( = x )	t <sub>FPH</sub>	27.6	100	27.6		ns
2	A0 to A23 valid $\rightarrow \overline{RD} / \overline{WR}$ fall	t <sub>AC</sub>	x – 26		1.6		ns
3	$\overline{\text{RD}}$ rise $\rightarrow$ A0 to A23 hold	t <sub>CAR</sub>	0.5x –13.8		0.0	)	ns
4	$\overline{\text{WR}}\ \text{rise} \rightarrow \text{A0}$ to A23 hold	tCAW	x – 13		14,6		ns
5	A0 to A23 valid $\rightarrow$ D0 to D15 input	t <sub>AD</sub>		3.5x - 40		56.6	ns
6	$\overline{\text{RD}}$ fall $\rightarrow$ D0 to D15 input	t <sub>RD</sub>		2.5x - 34		35.0	ns
7	RD low width	t <sub>RR</sub>	2.5x – 25		44.0		ns
8	$\overline{\text{RD}}$ rise $\rightarrow$ D0 to D15 hold	t <sub>HR</sub>	0		0	$\frown$	ns
9	WR low width	tww	2.0x - 25	$\langle \rangle$	30.2		ns
10	D0 to D15 valid $\rightarrow \overline{WR}$ rise	t <sub>DW</sub>	1.5x – 35		6.4		ns
11	$\overline{\rm WR}~$ rise $\rightarrow$ D0 to D15 hold $~^{(1+N)waits}$	t <sub>WD</sub>	x – 25	$\sqrt{\sqrt{2}}$	2.6	$\sim$	ns
12	A0 to A23 valid $\rightarrow \overline{WAIT}$ input (1+N) waits	t <sub>AW</sub>		3.5x – 60		36.6	ns
13	$\overline{\text{RD}}  /  \overline{\text{WR}} $ fall $\rightarrow  \overline{\text{WAIT}} $ hold	t <sub>CW</sub>	2.5x+0	)	69.0	90/	ns
14	A0 to A23 valid $\rightarrow$ Port input	t <sub>APH</sub>		> 3.5x - 76	$\mathcal{C}$	20.6	ns
15	A0 to A23 valid $\rightarrow$ Port hold	t <sub>APH2</sub>	3.5x		96.6		ns
16	A0 to A23 valid $\rightarrow$ Port valid	tAPO		3.5x + 60		156.6	ns

AC measuring conditions

Output level: High = 2.2 V, Low = 0.8 Vcc, CL = 50 pF


Input level: High = 2.4 V, Low = 0.45 V (D0 to D15)

High 0.8 Vcc, Low 0.2 Vcc (except D0 to D15)

Note: Symbol "x" in the above table means the period of clock "f<sub>FPH</sub>", it's half period of the system clock "f<sub>SYS</sub>" for CPU core. The period of f<sub>FPH</sub> depends on the clock gear setting.

91C829-168


(2) Read cycle



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as RD and CS are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.



(3) Write cycle



Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as WR and CS are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.



# 4.4 AD Conversion Characteristics

## AVcc = HVcc, AVss = Vss

 $\bigcirc$ 

Parameter	Symbol	Min	Тур.	Max	Unit
Analog reference voltage (+)	VREFH	HV <sub>CC</sub> – 0.2 V	HV <sub>CC</sub>	HV <sub>CC</sub>	
Analog reference voltage (-)	VREFL	DVSS	DVSS	DVss + 0.2 V	V
Analog input voltage range	VAIN	V <sub>REFL</sub>		VREFH	
Analog current for analog					
Reference voltage	IREF		0.85	1.20	mA
<vrefon> = 1</vrefon>	(VREFL = 0V)			( ))	
<vrefon> = 0</vrefon>			0,02	5.0	μA
Error (Not including quantizing errors)	_		± 1.0	> ± 4.0	LSB

Note 1: 1 LSB = (VREFH – VREFL)/1024 [V]

Note 2: The value for Icc includes the current which flows through the AVcc pin.

# 4.5 Serial Channel Timing (I/O internal mode)

Note: Symbol "x" in the above table means the period of clock " $f_{FPH}$ ", it's half period of the system clock " $f_{SYS}$ " for CPU core. The period of  $f_{FPH}$  depends on the clock gear setting.

(1) SCLK input mode

Parameter	Symbol	Variable		36,1	MHz (Note)	Unit
		Min	Max	Min	Max	
SCLK period	tSCY	16X		0.44		μs
Output data $\rightarrow$ SCLK rising/falling edge*	toss	t <sub>SCY</sub> /2 - 4X - 85		25		ns
SCLK rising/falling edge* $\rightarrow$ Output data hold	t <sub>OHS</sub>	$t_{SCY}/2 + 2X + 0$		276		ns
SCLK rising/falling edge* $\rightarrow$ Input data hold	t <sub>HSR</sub>	3X + 10	$\sim$	92	$\bigcirc$	ns
SCLK rising/falling edge* $\rightarrow$ Valid data input	tSRD		t <sub>SCY</sub> – 0	2	440	> ns
Valid data input $\rightarrow$ SCLK rising/falling edge*	t <sub>RDS</sub>	0	$\searrow$	0		ns

\*) SCLK rising/falling edge: The rising edge is used in SCLK rising mode. The falling edge is used in SCLK falling mode.


Note: at t<sub>SCY</sub> = 16X

(2) SCLK output mode

Parameter	Symbol	Variable		36 MHz (Note		Unit
((		Min	Max	Min	Max	
SCLK period (Programable)	tSCY	16X	8192X	0.44		μS
Output data $\rightarrow$ SCLK rising/falling edge*	toss	t <sub>SCY</sub> /2 – 40		180		ns
SCLK rising/falling edge* $\rightarrow$ Output data hold	tons	t <sub>SCY</sub> /2 - 40		180		ns
SCLK rising/falling edge* $\rightarrow$ Input data hold	t <sub>HSR</sub>	0		0		ns
SCLK rising/falling edge* $\rightarrow$ Valid data input	tSRD		t <sub>SCY</sub> /2 - 1X - 90		324	ns
Valid data input $\rightarrow$ SCLK rising/falling edge*	t <sub>RDS</sub>	1X + 90		117		ns

\*) SCLK rising/falling edge: The rising edge is used in SCLK rising mode.

The falling edge is used in SCLK falling mode.



# 4.6 Event Counter (TA0IN, TA4IN, TB0IN0, TB0IN1)

Parameter	Symbol	Vari	36 MHz		Linit	
Falameter		Min	Max	Min	Max	Unit
Clock perild	t <sub>VCK</sub>	8X + 100	~	320		ns
Clock low level width	t <sub>VCKL</sub>	4X + 40		150		ns
Clock high level width	<sup>t</sup> ∨CKH	4X + 40		150		ns

Note: Symbol "x" in the above table means the period of clock " $f_{FPH}$ ", it's half period of the system clock " $f_{SYS}$ " for CPU core. The period of  $f_{FPH}$  depends on the clock gear setting .


## 4.7 Interrupts

Note: Symbol "x" in the above table means the period of clock "f<sub>FPH</sub>", it's half period of the system clock "f<sub>SYS</sub>" for CPU core. The period of f<sub>FPH</sub> depends on the clock gear setting.

(1)  $\overline{\text{NMI}}$ , INT0 to INT5 interrupts

Parameter	Symbol	Vari	able (C	36 N	ЙНz	Unit
Faranieter	Symbol	Min	Max	Min	Max	Unit
NMI , INT0 to INT5 low level width	TINTAL	4X + 40	$(// \leq)$	150		ns
NMI , INT0 to INT5 high level width	<b>TINTAH</b>	4X + 40		150		ns

## 4.8 Bus Request/Bus Acknowledge



- Note 1: Even if the  $\overline{BUSRQ}$  signal goes low, the bus will not be released while the  $\overline{WAIT}$  signal is low. The bus will only be released when  $\overline{BUSRQ}$  goes low while  $\overline{WAIT}$  is high.
- Note 2: This line shows only that the output buffer is in the off state.

It does not indicate that the signal level is fixed.

Just after the bus is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resister during bus release, careful design is necessary, since fixing of the level is delayed. The internal programmable pull-up/pull-down resistor is switched between the active and

non-active states by the internal signal.

91C829-174

# 5. Table of SFRs

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 4-Kbyte address space from 000000H to 000FFFH.

- (1) I/O port
- (2) I/O port control
- (3) Interrupt control
- (4) Chip select/wait control
- (5) Clock gear
- (6) 8-bit timer
- (7) 16-bit timer
- (8) UART/serial channel
- (9) AD converter
- (10) Watchdog timer
- (11) Multi vector controller

#### Table layout

Symbol	Name	Address 7 6 1 0
		→ Bit symbol → Read/Write
		Initial value after Reset

Note: "Prohibit RMW" in the a table means that you cannot use RMW instructions on these register.

Example: When setting bit0 only of the register PxCR, the instruction "SET 0, (PxCR)" cannot be used. The LD (Transfer) instruction must be used to write all eight bits.

#### Read/Write

R/W: Both read and write are possible.

R: Only read is possible.

W: Only write is possible.


W\*: Both read and write are possible (when this bit is read as 1).


Prohibit RMW: Read-modify-write instructions are prohibited. (The EX, ADD, ADC, BUS,

SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD, and RRD instruction are read-modify-write instructions.)


R/W\*:

Read-modify-write is prohibited when controlling the pull-up resistor.







Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).



Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).



Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).



Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

# (1) I/O port

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P17	P16	P15	P14	P13	P12	P11	P10
P1	Port 1	01H				R	/W			
				Data	from externa	al port (Outpu	ut latch registe	er is cleared t	to 0.)	
			P27	P26	P25	P24	P23	P22	P21	P20
P2	Port 2	06H		i	i	R	/W		i	-i
			1	1	1	1	1		1	1
				P56	P55	P54	P53	$\sim$		
					R/\	N*	(			
P5	Port 5	0DH			ernal port (Out					
				· ·	latch register	•				
				1(Output	latch register	): Pull-up res				
							P63	P62	P61	P60
P6	Port 6	12H						1	W	
							1	0		1
57	Dent 7	4011			P75	P74	P73	P72	P71	P70
P7	Port 7	13H			Da		R/	$\leftrightarrow$		4.)
			D07	Doc		$\sim$	rnal port (Out		P81	
			P87	P86	P85	P84	P83	P82		P80
P8	Port 8	18H		Da	ta from exter		put latch regi	ctor is set to	1)	
10	1 of C	1011			$\sim$		ull-up resistor		1.)	
							ull-up resistor			
			/	P96 🏒	P95	P94	P93	$\sim$		P90
			$\sim$		R/	w Z		$\sim$	$\sim$	R/W
					$\mathbb{Z}$			$\backslash$		Data from
P9	Port 9	19H			Data from e	vtornal nart				external port
					Itput latch reg		1)			(Output latch
					ilput latori rog		5 1.)			register is set
						$(\beta)$	·			to 1.)
			PAT	PA6	PA5 🔇	PA4	PA3	PA2	PA1	PA0
PA	Port A	1EH			$-\overline{\alpha}$	/	२			
						Data from e	external port			<u> </u>
			$\langle \rangle$				PZ3	PZ2		
07	D 7	7011	$\rightarrow$				R/			$\leftarrow$
ΡZ	Port Z	7DH	$\left \right\rangle$	$  \setminus \rangle$		$\left  \right\rangle$		external port	$\backslash$	
	<	X			$\searrow$			h register is		
		$\sim \sim$	p N				set to 1.)			

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
<b>B</b> 40B	Port 1	04H			•		V			
P1CR	control	(Prohibit	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
		RMW)		•	•	0: Input	1: Output	$\wedge$		
			P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
DOFO	Port 2	09H			•		V			
P2FC	function	(Prohibit RMW)	1	1	1	1	1	$(\mathbf{k})$	1	1
					0: Pc	ort 1: Address	s bus (A23 to	A16)		
				P56C	P55C	P54C	<r53c< td=""><td>774</td><td></td><td>/</td></r53c<>	774		/
<b>D</b> 50D	Port 5	10H			V	V	>//	$\int$		
P5CR	control	(Prohibit		0	0	0	0			/
		RMW)			0: Input	1: Output	$\sim$	) ·		
				P56F		P54F	P53F	/	$\sim$	/
	Dant C	11H		W			$\sim$		$\sqrt{2}$	
P5FC	Port 5 function	(Prohibit		0		0	0		$\mathcal{N}$	
	Tunction	RMW)		0: Port		0: Port	0: Port	$\sim$ (C		
				1: INT0		1: BUSAK	1: BUSRQ		$\mathcal{I}(\mathcal{N})$	
						$\sim$	P63F	P62F	P61F	P60F
	Dart	15H				$\sim$	(		v	
P6FC	Port 6 function	(Prohibit			$\mathbb{Z}$	1	0	$\mathcal{I}_{0}$	0	0
	Turiction	RMW)				$\langle \rangle$	0: Port	0: Port	0: Port	0: Port
						$\triangleright$	1: CS3	1) CS2	1: CS1	1: CS0
		4.011		$\square$	P75C	P74C	P73C	P72C	P71C	P70C
P7CR	Port 7	16H (Brobibit		$\backslash$			) N	V		
PICK	control	(Prohibit RMW)			0	0	0	0	0	0
					$\mathcal{D}$		0 : In	put 1:Outp	out	
				P72F2	P75F	P74F	P73F	P72F1	P71F	P70F
	Port 7	17H		((w))	W	W	W	W	W	W
P7FC	function	(Prohibit		0	0	(0)	0	0	0	0
		RMW)		0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
			0070	1;/INT2	1: INT4	1: TA5OUT		1: TA3OUT	1: TA1OUT	
	Port 8		P87C	P86C	P85C	P84C	P83C V	P82C	P81C	P80C
P8CR	control	1AH (Drahihit	0	0	0	0	0	0	0	0
	control	(Prohibit RMW)				0: Input	1: Output	0	0	0
			P87F	P86F		P84F	P83F	P82F		P80F
		авн	W	W	$\searrow$	W	W	W	$\sim$	W
P8FC	Port 8	(Prohibit	7 0	()0		0	0	0		0
	function	RMW)	0: Port	0: Port		0: Port	0: Port	0: Port		0: Port
			1: STS1	1: SCLK1	1	1: TXD1	1: STS0	1: SCLK0	1	1: TXD0

(2) I/O port control (1/2)

	1/O poi	rt contro	1 (4/4)							
Symbol	Name	Address	7	6	5	4	3	2	1	0
				P96C	P95C	P94C	P93C			P90C
	Dort 0	1CH	/		V	V		/		W
P9CR	Port 9 control	(Prohibit	/	0	0	0	0	/		0
	CONTO	RMW)			O. Innut	1. Output		~		0: Input
					0: Input	1: Output				1: Output
			/	P96F	P95F	/	/	$\sum$		P90F
	Port 9	1DH		W	W			$\mathcal{H}$		W
P9FC	function	(Prohibit		0	0		$ \rightarrow $	$\sim$		0
	ranotion	RMW)		0: Port	0: Port		~ ((	$7/\land$		0: Port
			_	1: TB0OUT1	1: TB0OUT0		$\langle   \rangle$	( ) )		1: INT5
		7EH					PZ3C	PZ2C		
PZCR	Port Z	(Prohibit						v>		
	control	RMW)					0	0		
		,	~	_	_		0: Input	1: Output	$( \land )$	
								PZ2F	$\mathbb{Z}$	
	Port Z	7FH				$\searrow$	$\rightarrow$	w 4	$\sim$	
PZFC	function	(Prohibit				$\neg \forall \land$		∧ o(C)		
	Turretion	RMW)						0: Port	$\mathbb{Z}(\mathbb{Z})$	
								1: HWR		
		2FH				ODE84		$\sum$		ODE80
ODE	Serial	∠⊢⊓ (Prohibit			$\square$	Ŵ		$\rightarrow \rightarrow \rightarrow$		W
ODL	open drain	(PTOHIDIC RMW)			$\sim$	> 0				0
		((((()))))				1: P840DE		))		1: P800DE

### I/O port control (2/2)

-	) Interro	-								
Symbol	Name	Address	7	6	5	4	3	2	1	0
					ΓAD	1			Т0	1
	Interrupt		IADC	IADM2	IADM1	IADM0	I0C	10M2	I0M1	I0M0
INTE0AD	enable	90H	R		R/W	1	R		R/W	1
	0 & AD		0	0	0	0	0	0	0	0
			1: INTAD	Inte	errpt request l	evel	1: INT0	Inte	rrpt request l	evel
	Interrupt			IN	T2				<u>T1</u>	T
	enable		I2C	12M2	I2M1	I2M0	I1C	(1M2)	V 11M1	I1M0
INTE12	2/1	91H	R		R/W		R		R/W	1
			0	0	0	0	0 ((	0	0	0
			1: INT2	Inter	rrupt request	level	1. INT1		rrpt request l	evel
	Interrupt			IN	T4	1		IN	Т3	i
	enable		I4C	I4M2	I4M1	I4M0	U3C	Y 13M2	I3M1	13M0
INTE34	4/3	92H	R		R/W	(	R		R/W	
	., 0		0	0	0	0 1	0	0	0	0
			1: INT4	Inter	rrupt request	level	1: INT3	Inte	rrpt request I	evel
						794	$\sim$	(IN	75	•
	Interrupt					$\mathcal{H}$	)) I5C <	5M2	/15M1	15M0
INTE5	enable 5	93H				$\langle \rangle$	R		R/W	
						$\square$	0	0	0	0
						$\frown$	1: INT5(		rrpt request l	evel
	Interrupt			INTTA1	(TMRA1)			INTTA0	(TMRA0)	•
	enable		ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C7	TA0M2	ITA0M1	ITA0M0
INTETA01	timer A	95H	R		RAW	7	R	$\mathcal{D}$	R/W	
	1/0		0	0 <	$\langle 0 \rangle$	0	0	0	0	0
			1: INTTA1		errpt request l	evel	1: INTTA0	Inte	rrpt request l	evel
	Interrupt			INTTA3	(TMRA3)		$\backslash / $	INTTA2	(TMRA2)	<del>.</del>
	enable		ITA3C	ITA3M2	JITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETA23	timer A	96H	R	$(7 \wedge$	R/W	$\wedge$	R		R/W	i
	3/2		0	(0))	0	0	0	0	0	0
			1: INTTA3	7	errpt request l	evel	1: INTTA2		rrpt request l	evel
	Interrupt		_ ((//		(TMRA5) <				(TMRA4)	i
	enable		ITA5C	JTA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
INTETA45	timer A	97H	R	$\sim$	R/W	))	R		R/W	1
	5/4		/_0_/	0	0	0	0	0	0	0
			1: INTTA5		errpt request l	evel	1: INTTA4		rrpt request l	evel
	Interrupt				(TMRB0)	i			(TMRB0)	İ
	enable <	$\sqrt{2}$	ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
INTETB0	timer B0 <	99H	R	$\triangle$	R/W		R		R/W	<u> </u>
				0	0	0		0	0	0
			1: INTTB01		errpt request I	evei	1: INTTB00		rrpt request I	
	Interrupt	$\cup$	$\rightarrow$	$\rightarrow \rightarrow$				,	ARB0 overflo	1
INTETBOV	enable	OPU	$\left( \begin{array}{c} \\ \\ \\ \end{array} \right)$	$\rightarrow$			ITF0C	ITF0M2	ITF0M1	ITF0M0
INTERBOV	timer B0	9BH	$\rightarrow$	$\geq$			R		R/W	
	(overflow)		$ \rightarrow $	$\geq$		$\sim$		0		0
				7			1: INTTBOF0	Inte	rrpt request l	evei

(3) Interrupt control (1/3)

	11100110.]		)1 ( <u>1</u> , <u>0</u> )							
Symbol	Name	Address	7	6	5	4	3	2	1	0
				INT	TX0			INTI	RX0	
	Interrupt		ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	enable	9CH	R		R/W		R		R/W	
	serial 0		0	0	0	0	0	0	0	0
			1: INTTX0	Inte	rrpt request l	evel	1: INTRX0	Inte	rrpt request l	evel
				INT	TX1				RX1	
	Interrupt		ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	RX1M1	IRX1M0
INTES1	enable	9DH	R		R/W		R		R/W	
	serial 1		0	0	0	0	∧ 0 ((/	/\	0	0
			1: INTTX1	Inte	rrpt request l	evel	1: INTRX1	Inte	rrpt request l	evel
	La farmant.			INT	TC1			INT	TC0	
INTETC01	Interrupt enable	4.01.1	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITEOC )	ITC0M2	ITC0M1	ITC0M0
INTEICUT	TC0/1	A0H	R		R/W	6	R		R/W	
	100/1		0	0	0	021	0	0 🔨	0	0
	La farmant.			INT	TC3			(TC)	2M0	
	Interrupt		ITC3C	ITC3M2	ITC3M1	ІТСЗМО 🔇	ITC2C	ITC2M2	ITC2M1	ITC2M0
INTETC23	enable TC2/3	A1H	R		R/W		R		R/W	
	102/3		0	0	0	$)_{o}$	0	6	$\mathcal{O}_{\mathcal{O}}$	0

Interrupt control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
					DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
	DMA 0		$\backslash$	$\sim$		-		Ŵ		
DMA0V	request	80H	$\backslash$	$\sim$	0	0	0	0	0	0
	vector						DMA0 sta	art vector		
					DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
	DMA 1		$\backslash$	$\sim$				w		
DMA1V	request	81H	$\backslash$	$\sim$	0	0	0	$\left( \left( 0\right) \right)$	0	0
	vector						DMA1 sta	art vector		
					DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
	DMA 2						R/	w		
DMA2V	request	82H			0	0	0	0	0	0
	vector						DMA2 sta	art vector		1
					DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
	DMA 3		$\backslash$	$\sim$		21	R/			
DMA3V	request	83H			0	0	0	0	0	0
	vector					$(\overline{\Omega})$	DMA3 sta	art vector	$\overline{)}$	1
					CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
	Interrupt	88H			(		۷		10/	1
INTCLR	clear	(Prohibit			0	0	0	$\overline{\mathbf{P}}$	0	0
	control	RMW)			Clear	interrupt requ	uest DMA flag	g by writing to	DMA start v	vector.
	DMA						DMAR3	DMAR2	DMAR1	DMAR0
	software				H-M	$\sim$	R/W	R/W	R/W	R/W
DMAR	request	89H			$\sim$	$\searrow$		0	0	0
	register				$\sum$		1	: DMA reque	st in softwar	e
	DMA			$\searrow$	$\sim$	$\searrow$	DMAB3	DMAB2	DMAB1	DMAB0
	burst			$\mathcal{A}$			R/W	R/W	R/W	R/W
DMAB	request	8AH		X	$\sum$		<b>√</b> 0	0	0	0
	register		(	$\left( \begin{array}{c} \\ \end{array} \right)$			1:	DMA reques	t on burst mo	de
			-	12EDGE	I2LE	HEDGE	I1LE	<b>I0EDGE</b>	IOLE	NMIREE
			W	∧ w	w <	W	W	W	W	W
	Interrupt	8CH	o d	)) o	0	0	0	0	0	0
IIMC0	input		Always	INT2 edge	INT2	INT1 edge	INT1	INT0 edge	INT0	1: NMI
millio	mode	(Prohibit	write "0".	0: Rising	0: Edge	0: Rising	0: Edge	0: Rising	0: Edge	operatio
	control 0	RMW)	$\leq$	1: Falling	1: Level	1: Falling	1: Level	1: Falling	1: Level	even on
			$\searrow$							NMI risir
		$\square$								edge
		X N		15EDGE	15LE	I4EDGE	I4LE	I3EDGE	I3LE	
	Interrupt	8DH		Ŵ	W	W	W	W	W	
~	input			0	0	0	0	0	0	
IIMC1 <	mode	(Prohibit		INT5	INT5	INT4	INT4	INT3	INT3	
	control 1	RMW)	$\left \right $	edge	0: Edge	edge	0: Edge	edge	0: Edge	
$\langle \langle \rangle$		, i		0: Rising	1: Level	0: Rising	1: Level	0: Rising	1: Level	
			$\langle \rangle$	1: Falling		1: Falling		1: Falling		

Interrupt control (3/3)

#### (4) Chip select/wait control (1/2)

	-		it control		<i>_</i>	4	0	0	4	0
Symbol	Name	Address	7	6	5	4	3	2	1	0
			B0E		B0OM1	B0OM0	BOBUS	B0W2	B0W1	B0W0
	Block 0	C0H	W		W	W	W	W	W	W
B0CS	CS/WAIT		0		0	0	0	0	0	0
DUUU	control	(Prohibit	0: Disable 1: Enable		00: ROM/SF 01:	(AM	Data bus width	000: 2 waits 001: 1 wait		
	register	RMW)	I. ENADIE		-	served	0: 16 bits		waits 1xx: F	Pasarvad
					10. J KC.	Scived	1: 8 bits	010: (1 1 1) 011: 0 waits		
			B1E		B1OM1	B1OM0	B1BUS	B1W2	B1W1	B1W0
	Block 1		W	$\backslash$	W	W	W	W	W	W
	CS/WAIT	C1H	0		0	0	$\land 0$ ((	7/6	0	0
B1CS	control	( <b>D</b> 1 1 1 1	0: Disable		00: ROM/SF	-	Data bus	000: 2 waits	-	0
	register	(Prohibit	1: Enable		01:		width	001: 1 wait		
	. ogiotoi	RMW)				served	0: 16 bits		waits 1xx: F	Reserved
					11: J		1:8 bits	011: 0 waits		
			B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2	B2W1	B2W0
	Block 2	0011	W	W	W	w 🤇	w	w <	$\langle w \rangle$	W
	CS/WAIT	C2H	1	0	0	0	0	0 /2	0	0
B2CS	control	(Prohibit	0: Disable	0: 16 M	00: ROM/SF	ам ( ( //	Data bus	000: 2 waits		
	register	RMW)	1: Enable	space	ן :01		width	001; 1 wait	$\mathcal{Y}_{\mathcal{N}}$	
				1: Area	10:	served	0: 16 bits	010: (1 + N)	waits 1xx: F	Reserved
				setting	11: J		1: 8 bits	011: 0 waits		
			B3E		B3OM1	B3OM0	B3BUS	B3W2	B3W1	B3W0
	Block 3	СЗН	W		W	Ŵ	W	W	W	W
	CS/WAIT	0011	0			> 0	0 7	<u>0</u>	0	0
B3CS	control	(Prohibit	0: Disable		00: ROM/SF	AM	Data bus	000: 2 waits		
	register	RMW)	1: Enable	<	01:		width	001: 1 wait		
		-		$\frown$		served	0: 16 bits	· · ·	waits 1xx: F	Reserved
					11: V	$\overline{}$	1:8 bits	011: 0 waits	DEVANA	DEVANO
				$\mathcal{H}_{\mathcal{F}}$			BEXBUS	BEXW2	BEXW1	BEXW0
	External	C7H			$\langle \rangle$	$\rightarrow$		W	W	W
BEXCS	CS/WAIT			$\left( \rightarrow \right)$			0 Data bus	0 000: 2 waits	0	0
BLX00	control	(Prohibit				$\langle \langle \rangle \rangle$	width	000: 2 waits 001: 1 wait		
	register	RMW)	$(\mathcal{O})$	7	~	$\sim$	0: 16 bits		waits 1xx: F	Pasarvad
			$\sim W$	))			1: 8 bits	010: $(1 + 1)$ 011: 0 waits		(eserveu
	Memory	- //	) <b>S</b> 23	S22 ^	S21	S20	S19	S18	S17	S16
	start					//	/W	0.0	0.7	0.0
MSAR0	address	C8H	1	1		1	1	1	1	1
	register 0		$\searrow$	$\overline{\langle \langle \langle \rangle \rangle}$			s A23 to A16		··	
	Memory 🔿	$\land$	V20	V19	V18	V17	V16	V15	V14~9	V8
	address						/W			
MAMR0	mask	Сэн	1	$\widehat{A}$	1	1	1	1	1	1
	register 0	$\sim$		21	CS0 Area siz	· · · · ·	le to address			·
4	Memory	))	S23		S21	S20	S19	S18	S17	S16
	start		$\rightarrow$ ((				/W			2.0
MSAR1	address	CAH		$\bigcirc$ 1	1	1	1	1	1	1
/	register 1	r					s A23 to A16	ı -		
	Memory		V21	V20	V19	V18	V17	V16	V15~9	V8
	address			V			/W			
MAMR1	mask	CBH	1	1	1	1	1	1	1	
	register 1			· ·	CS1area siz		e to address	-	·	
	1	1	1							

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
MSAR2	start	CCU				R/	W			
MOARZ	address	ССН	1	1	1	1	1	1	1	1
	register 2					Start address	A23 to A16			
	Memory		V22	V21	V20	V19	V18	V17	V16	V15
MAMR2	address	СДН				R/	W	$\geq$		
IVIAIVIRZ	mask	CDH	1	1	1	1	1		1	1
	register 2				CS2 area s	size 0: Enat	ole address c	omparsion	/	
	Memory		S23	S22	S21	S20	S19	\$18	S17	S16
MSAR3	start	СЕН				R/	w ((/	75)	_	
MOARO	address	CER	1	1	1	1			1	1
	register 3					Start address	A23 to A16			
	Memory		V22	V21	V20	V19	(V18))	V17	V16	V15
MAMR3	address	CFH				R/	W		$\frown$	
MANKS	mask	Сгп	1	1	1	1	F	1	$\langle$	1
	register 3				CS3 area s	ize 0: Enab	le to address	comparsion		
						$\left( \overline{\Omega} \right)$	$\sim$	65	$\sim$	

#### Chip select/wait control (2/2)

#### (5) Clock gear

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	-	-	-	-	WUEF	PRCK1	PRCK0
						R/	W			
			1	0	1	0	0	0	0	0
			Always	Always	Always	Always	Always	Warm-up	Prscaler clo	ck seleciton
			write "1".	write "0".	write "1".	write "0".	write "0".	timer	00: f <sub>FPH</sub>	
	System							0 Write:	01: Reserve	ed
SYSCRO	clock	E0H						Don't care	10: fc/16	
	control register 0							Write:	11: Reserve	ed
	register u						6	Start timer Read: End		
							((	warm-up		
								Read:		
							( )	Not end		
								warm-up		
			/	/	/		$\sim$	GEAR2	GEAR1	GEAR0
						-41		R/		
	ļ		/	/			0	1	0	0
	ļ					(7)	Always	High-freque	ncy gear val	ue selection
	System						write "0".	(fc)		
SYSCR1	clock	FALL			(			000: fc	10/	
SISCRI	control	E1H					/	001: fc/2	C	
	register 1				20		(	010: fc/4 011: fc/8		
								100: fc/16		
						$\rightarrow$	$(\overline{\alpha})$	101: (Reser	ved)	
				(		`		110: (Reser		
				2	$( \ )$			111: (Reser		
				<u> </u>	WUPTM1	WUPTM0	HALTM1	HALTM0		DRVE
				R/W	R/W	R/W	R/W	R/W	/	R/W
	System			0	)) 1	0		1		0
SYSCR2	clock	E2H		Always	Warming-up	time	00: Reserve	d		1: Drive the
0100112	control		(	write "0".	00: Reserve		01: STOP n	node		pin in
	register 2			$\bigcirc$	01: 2 <sup>8</sup> /input		10: IDLE1 n	node		STOP
			$(\mathcal{O})$	$\land$	10: 2 <sup>14</sup> /input		11: IDLE2 n	node		mode
				))	11: 2 <sup>16</sup> /input	frequency				
			PROTECT		(-(//	<u></u>	_	EXTIN	_	_
	ļ		R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	EMC		0	0		0	0	0	1	1
	control	E3H	Protection	Always	Always	Always	Always	1: fc is	Always	Always
	register 0	$\square$	flag	write "0".	write "1".	write "0".	wirte "0".	external	write "1".	write "1".
	$\geq$	$\leq$ r	0: OFF	~	$\searrow$			clock.		
			1: ON	(7						
	EMC				tion is turned	off by writing	1 FH.			
	control	E4H						ther than 1FH	Η.	
	register 1		$\wedge$ ((			,	, ,			
			$( \land							

### Note: EMCCR1

If protection is on, write operations to the following SFRs are not possible.

- 1. CS/WAIT control B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, and MAMR3
- 2. Clock gear (Only EMCCR1 can be written to) SYSCR0, SYSCR1, SYSCR2 and EMCCR0

#### (6) 8-bit timer (1/2)

(6-1) TMRA01

(6–1) TMF		Autobases	7	0	-	4	0	0	4	0
Symbol	Name	Address	7	6	5	4	3	2	1	0
			TAORDE				I2TA01	TA01PRUN	TA1RUN	TAORUN
	8-bit		R/W				R/W	R/W	R/W	R/W
TA01RUN		100H	0				0	0	0	0
TAUTKUN	RUN		Double buffer				IDLE2	8-bit timer r 0: Stop a	un/stop cont	rol
	NUN		0: Disable				0: Stop 1: Operate		Sount up)	
			1: Enable				1. Operate		Sount up)	
	8-bit	102H						$\sim$		
<b>TA0REG</b>	timer	(Prohibit					$\overline{N} \sim (($	7/1		
TAUNEO		(FIOIIDIC RMW)					efined	$\bigcirc$		
	register 0					Onac				
TAADEO	8-bit	103H					$\overline{\mathbf{w}}$	$\rightarrow$		
TA1REG	timer	(Prohibit					efined	)	_	
	register 1	RMW)								
	8-bit		TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
	timer						W	R		
TA01MOD		104H	0	0	0			0	0	0
	CLK &	1040	00: 8-bit tim		00: Reserve 01: 2 <sup>6</sup> PWM		00: TA0TRO 01: \u00f7T	₹, \	00: TA0IN p 01: \u00f71	nin
	MODE		01: 16-bit tir 10: 8-bit PP		101: 2 <sup>-1</sup> PVVIV		10: φT16		10: ¢T4	
	NODE		11: 8-bit PW		10. 2 11: 2 <sup>8</sup>	$\langle \rangle$	11: φT256	7	11: oT16	
				-	$\sim$	$\checkmark$	TA1FFC1	TA1FFC0	TA1FFIE	TA1FFIS
	0.1.11	40511	$\sim$	$\sim$	$\sim$	$\sim$		w		/w
	8-bit	105H	$\backslash$		10		107	<u>\</u> 1	0	0
TA1FFCR	timer	(B. 1.11.1)			$\bigcirc$		00: Invert T	A1FF	1: TA1FF	0: TMRA0
	flip-flop	(Prohibit		$\langle$			01: Set TA1	/	invert	1: TMRA1
	control	RMW)					10: Clear T	A1FF	enable	inversion
							11: Don't ca	are		
					))		$\searrow$			
(6–2) TMF				$( \land \land )$						
Symbol	Name	Address	7	6))	5	4	3	2	1	0
			TA2RDE				I2TA23	TA23PRUN	<b>TA3RUN</b>	TA2RUN
	0.1.11		R/W	$\Delta$		$\rightarrow$	R/W	R/W	R/W	R/W
	8-bit	10811	0		-7		0	0	0	0
TA23RUN	RUN	108H	Double			))	IDLE2		un/stop cont	rol
	NON		buffer 0: Disable				0: Stop 1: Operate	0: Stop a		
			1: Enable		$ \rightarrow $		1. Operate	1: Run (C	ount up)	
	8-bit	10AH	I. LIANC				_			
TA2REG	timer	(Prohibit			$\overline{}$		N			
17/21/20										
	register 0	RMW	7	$\land$	~					
	register 0	RMW)	2	A	~		efined			
TA3REG/	8-bit	10BH	)	2	~	Unde	efined			
TA3REG	8-bit timer				~	Unde - -	efined 			
TA3REG	8-bit	10BH (Prohibit	TA23M1	TA23M0	PWM21	Unde V Unde	efined 	TA3CLK0	TA2CLK1	TA2CLK0
TA3REG	8-bit timer	10BH (Prohibit	TA23M1	TA23M0	PWM21	Unde V Unde PWM20	efined 	TA3CLK0	TA2CLK1	TA2CLK0
TA3REG	8-bit timer register 1	10BH (Prohibit	TA23M1	TA23M0	PWM21	Unde V Unde PWM20	efined 	TA3CLK0	TA2CLK1	TA2CLK0
	8-bit timer register 1 8-bit timer source	10BH (Prohibit	$\sum$	0	1	Unde V Unde PWM20 R/ 0	efined 	0		0
	8-bit timer register 1 8-bit timer source CLK &	10BH (Prohibit RMW)	0	0 er	0 00: Reserve 01: 2 <sup>6</sup> PWM	Unde V Unde PWM20 R/ 0	efined 	0	0	0
	8-bit timer register 1 8-bit timer source	10BH (Prohibit RMW)	0 00: 8-bit tim 01: 16-bit tii 10: 8-bit PP	0 er mer G	0 00: Reserve 01: 2 <sup>6</sup> PWM 10: 2 <sup>7</sup>	Unde V Unde PWM20 R/ 0		0	0 00: Reserve 01:	0
	8-bit timer register 1 8-bit timer source CLK &	10BH (Prohibit RMW)	0 00: 8-bit tim 01: 16-bit tii	0 er mer G	0 00: Reserve 01: 2 <sup>6</sup> PWM	Unde V Unde PWM20 R/ 0		0	0 00: Reserve 01:	0
	8-bit timer register 1 8-bit timer source CLK &	10BH (Prohibit RMW) 10CH	0 00: 8-bit tim 01: 16-bit tii 10: 8-bit PP	0 er mer G	0 00: Reserve 01: 2 <sup>6</sup> PWM 10: 2 <sup>7</sup>	Unde V Unde PWM20 R/ 0		0	0 00: Reserve 01:	0
	8-bit timer register 1 8-bit timer source CLK & MODE	10BH (Prohibit RMW)	0 00: 8-bit tim 01: 16-bit tii 10: 8-bit PP	0 er mer G	0 00: Reserve 01: 2 <sup>6</sup> PWM 10: 2 <sup>7</sup>	Unde V Unde PWM20 R/ 0		0	0 00: Reserve 01:	0 ed
TA23MOD	8-bit timer register 1 8-bit timer source CLK & MODE 8-bit	10BH (Prohibit RMW) 10CH	0 00: 8-bit tim 01: 16-bit tii 10: 8-bit PP	0 er mer G	0 00: Reserve 01: 2 <sup>6</sup> PWM 10: 2 <sup>7</sup>	Unde V Unde PWM20 R/ 0		0 G TA3FFC0	0 00: Reserve 01:	0 ed TA3FFIS
TA3REG TA23MOD	8-bit timer register 1 8-bit timer source CLK & MODE	10BH (Prohibit RMW) 10CH	0 00: 8-bit tim 01: 16-bit tii 10: 8-bit PP	0 er mer G	0 00: Reserve 01: 2 <sup>6</sup> PWM 10: 2 <sup>7</sup>	Unde V Unde PWM20 R/ 0		0 TA3FFC0 W 1 A3FF	0 00: Reserve 01: φT1 10: φT4 11: φT16 TA3FFIE R	0 TA3FFIS /W 0 0: TMRA2
TA23MOD	8-bit timer register 1 8-bit timer Source CLK & MODE 8-bit timer	10BH (Prohibit RMW) 10CH 10DH (Prohibit	0 00: 8-bit tim 01: 16-bit tii 10: 8-bit PP	0 er mer G	0 00: Reserve 01: 2 <sup>6</sup> PWM 10: 2 <sup>7</sup>	Unde V Unde PWM20 R/ 0		0 TA3FFC0 W 1 A3FF FF	0 00: Reserve 01: φT1 10: φT4 11: φT16 TA3FFIE R 0 1: TA3FF invert	0 TA3FFIS /W 0 0: TMRA2 1: TMRA3
TA23MOD	8-bit timer register 1 8-bit timer Source CLK & MODE 8-bit timer flip-flop	10BH (Prohibit RMW) 10CH	0 00: 8-bit tim 01: 16-bit tii 10: 8-bit PP	0 er mer G	0 00: Reserve 01: 2 <sup>6</sup> PWM 10: 2 <sup>7</sup>	Unde V Unde PWM20 R/ 0		0 TA3FFC0 W 1 A3FF FF A3FF	0 00: Reserve 01: φT1 10: φT4 11: φT16 TA3FFIE R 0 1: TA3FF	0 TA3FFIS /W 0 0: TMRA2

8-bit timer (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA4RDE				I2TA45	TA45PRUN	TA5RUN	TA4RUN
			R/W	/			R/W	R/W	R/W	R/W
	8-bit		0				0	0	0	0
TA45RUN	timer	110H	Double				IDLE2	8-bit timer r	un/stop conti	ol
	RUN		buffer				0: Stop	0: Stop and	clear	
			0: Disable				1: Operate	1: Run (Cou	int up)	
			1: Enable						)~ · · ·	
	8-bit	112H					- ((	77~		
TA4REG	timer	(Prohibit				١	$\sim 10$	// ))		
	register 0	RMW)				Unde	efined			
	8-bit	113H					- (( )	$\sum$		
TA5REG	timer	(Prohibit				) J				
	register 1	RMW)				Unde	efined		$\bigcirc$	
			TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0
	8-bit			•	•	R	Ŵ	5		
	timer		0	0	0	0	) 0 (	s dO	) _0	0
TA45MOD	source	114H	00: 8-bit tim	er	00: Reserve	d	00: TA4TR	GAT	00: TA4IN p	Din
	CLK &		01: 16-bit tir	ner	01: 2 <sup>6</sup> PWM	cycle	01:		01. 6T1	
	MODE		10: 8-bit PP	G	10: 2 <sup>7</sup>		10:	$\langle \rangle \rangle$	10:	
			11: 8-bit PW	/M	11: 2 <sup>8</sup>		11:	$\mathcal{S}(\mathbf{x})$	11:	
					$\sum$		TA5FFC1	TA5FFC0	TA5FFIE	TA5FFIS
	0 64	44511			$\mathcal{H}$		R	NV)	R	/W
	8-bit timer	115H		4	$\mathcal{N}$	$\neq$		1	0	0
TA5FFCR	flip-flop	(Prohibit					00: Invert T	A5FF	1: TA5FF	0: Timer4
	control	(FIOHIDIC RMW)		$( \bigcirc$	$\sim$		01: SET TA	5FF	invert	1: Timer5
	CONTINU	(XIVIVV)			))		10: Clear T	A5FF	enable	inversior
				$\sim$	$\boldsymbol{\mathcal{V}}$		11: Don't ca	are		

### (7) 16-bit timer (1/2)

#### (7-1) TMRB0

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB0RDE	-			I2TB0	<b>TB0PRUN</b>		<b>TBORUN</b>
			R/W	R/W	$\sim$	$\sim$	R/W	R/W		R/W
	8-bit		0	0			0	0		0
<b>TBORUN</b>	timer	180H	Double	Always			IDLE2	16-bit timer	run/stop cont	-
	control		buffer	write "0".			0: Stop	0: Stop an		
	00111101		0: Disable				1: Operate	1; Run (C		
			1: Enable							
			TB0CT1	TB0ET1	TB0CP0I	TB0CPM1	TB0CPM0	TBOCLE	TB0CLK1	TB0CLK0
			R/		W*			R/W		
			0	0	1	0	○ 0 (()	7/0	0	0
	16-Bit		TB0FF1 INV	-	0: Soft	Capture tim		1: UC0	Source cloc	-
	timer	182H	0: TRG disa		capture	(TB0IN0, TE		clear		ĸ
TBOMOD			1: TRG enal		1: Undefined	00: Disable		enable	00: TB0IN0	nin
IDUIVIOD	source	(Prohibit				00: Disabic 01: ↑, ↑			00: 1D0110 01: φT1	pin
	CLK	RMW)	Invert when	Invert when		10: ↑, ↓		)	10: φT4	
	& MODE		the UC value	the UC value		10. ↑, ↓ 11: ↑, ↓ (TA			11: 0T16	
			is captured to			· · · · , <b>↓</b> (17			11.0110	
			TB0CP1.	value in					$C \setminus \nabla$	
				TB0RG1.				(2		
			TB0FF1C1	TB0FF1C0	TB0C1T1		TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0
			W	/*		\R/	vv)	$\circ$ $\cup$		/*
			1	1	0		0	0	0/0/	0
		40011	00: Invert TI	B0FF1		TB0FF0 inve			00: Invert TI	B0FF0
	16-bit	183H	01: Set		G	0: Trigger di	sable	$\square$	01: Set	
	timer	(Deckiki)	10: Clear		7(	1: Trigger er	nable	$\langle \rangle$	10: Clear	
TB0FFCR	flip-flop	(Prohibit	11: Don't ca	re	Invert when	Invert when	Invert when	Invert when	11: Don't ca	
	• •	RMW)	Always read	l as "11".				$\sim$	Always read	l as "11".
	control				the UC value	the UC value	the UC value	the UC value		
					is loaded	is loaded	matches the	matches the		
				<	into TB0CP1.	into TB0CP0.	value in	value in		
							TB0RG1.	TB0RG0.		
		188H					TBORGI.	TBORGO.		
TBORGOL	16-bit timer	(Prohibit		- ( (						
. 201100L	register 0L	RMW)			J]	-	efined			
	-	,	1	$\overrightarrow{\mathcal{A}}$						
TB0RG0H	16-bit timer	189H (Prohibit		$\left( \begin{array}{c} \\ \\ \end{array} \right)$						
IDUKGUH	register 0H	(Prohibit RMW)		$\sim$			N			
		,			~	Unde	efined			
	16-bit timer	18AH	((7)		4		_			
TB0RG1L	register 1L	(Prohibit					N			
	register TL	RMW)	$\sim$	2	$(\alpha)$	Unde Unde	efined			
	16-bit timer	18BH		<u> </u>		))				
TB0RG1H		(Prohibit			// C		N			
	register 1H	RMW)				Unde	efined			
	<b>A</b> <i>i</i>		$\sim$	//		-	_			
TB0CP0L	Capture	18CH	~			1	R			
–	register 0L	$\sqrt{2}$					efined			
		$\langle \rangle$	7	$\wedge$		01100				
твосрон	Capture	18DH	/	(7		-	 R			
	register 0H			$\neg \neg \neg$			rt efined			
2			-	$\rightarrow$						
TDOODAY	Capture			$\sim / \sim$			-			
TB0CP1L	register 1L	18EH	/2 ((				R			
	register iL		$(( \land ))$	$\bigcirc$		Unde	efined			
	Conturo		$\sum$				_			
TB0CP1H	Capture	18FH					R			
	register 1H			7		Unde	efined			
	W					2.700				

#### (8) UART/serial channel

(8-1) UART/SIO Channel 0

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	Serial	200H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0	
SC0BUF	channel 0	(Prohibit			R	(Receiving)/V	V (Transmiss	ion)			
	buffer	RMW)				Unde	efined	$\sim$			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC	
	Serial		R	R/	N	R (Clea	red to 0 by re	eading.)	R	/W	
SC0CR	channel 0	201H	Undefined	0	0	0	0	0	У O	0	
	control		Receiving	Parity	1: Parity		1: Error		0:SCLK0↑	1: Input	
			data bit8	0: Odd 1: Even	enable	Overrun	Parity (	Framing	1:SCLK0↓	SCLK0 pin	
			TB8	CTSE	RXE	WU	SM1	SMO	SC1	SC0	
						R	/w (	$\sum$	•		
	Serial		0	0	0	0	0	0	0	0	
SC0MOD0	channel 0	202H	Transmission	1: CTS	1: Receive	1: Wakeup	00: I/O inter	face	00: TAOTRO	i	
	mode 0		data bit8	enable	enable	enable	01: UART 7	bits	01: Baud rat	e generator	
						$\overline{\Box}$	10: UART 8	bits	10: Internal	clock f <sub>SYS</sub>	
							11: UART 9	bits (	11: External	clock SCLK0	
	Baud rate control	203H	-	BR0ADD	BR0CK1	BROCKO	BR0S3	BR0S2	BR0S1	BR0S0	
			R/W								
			0	0		0	0	0	0	0	
BR0CR			Always	1: (16 – K)/16 00: <b></b> $\phi$ T0			Set the frequency divisor N.				
			write "0".	divided				0 t	o F		
				enable							
					11: <b>¢T</b> 32						
	Serial			$\searrow$		$\rightarrow$	BR0K3	BR0K2	BR0K1	BR0K0	
BR0ADD	channel 0			$\mathcal{A}$	$\frac{1}{1}$	X			/W		
DRUADD	K setting	204H		$\rightarrow$	)) <b>`</b>		0	0	0	0	
	register			$\mathcal{P}$		$\frown$	Baud rate 0 K. 1 to F				
			12S0	FDPX0		$\sim$		$\sim$		STSEN0	
			R/W	R/W						W	
					$\sim$	$\rightarrow$				1	
	Serial	1	IDLE2	1/O interface	- $(7)$	$\sim$				STS0	
SC0MOD1	channel 0	205H		0: Half		$\mathcal{D}$				1: Output	
	mode 1	1	1: Operate	duplex	$\sim$					0: Stop	
				1: Full	$ \rightarrow $						
	A	~	$\sim$	duplex							

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	Serial	208H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0	
SC1BUF	channel 1	(Prohibit			R (	Receiving)/V	V (Transmiss	ion)			
	buffer	RMW)				Unde	efined				
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC	
	Serial		R	R/	W	R (clea	red to 0 by re	eading.)	R	/W	
SC1CR	channel 1	209H	Undefined	0	0	0	0	0	0	0	
	control		Receiving	Parity	1: Parity		1: Error	$\left( \left( \right) \right)$	0:SCLK11	1: Input	
			data bit8	0: Odd 1: Even	enable	Overrun	Parity	Framing	1:SCLK1↓	SCLK1 pin	
			TB8	CTSE	RXE	WU	_SM1 ((	SMO	SC1	SC0	
						R	W	$\bigcirc$			
	Serial		0	0	0	0	0	0	0	0	
SC1MOD0	channel 1	20AH	Transmission	1: CTS	1: Receive	1: Wakeup	00: I/O inter	face	00:TA0TRG		
	mode 0		data bit8	enable	enable	enable	01: UART 7 bits		01:Baud rate generator		
						A	10: UART 8 bits		10: Internal clock f <sub>SYS</sub>		
							11: UART 9	11:External	clock SCLK1		
	Baud rate control	e 20BH	-	BR1ADD	BR1CK1	BR1CK0	BR1S3	BR1\$2	BR1S1	BR1S0	
			RW								
			0	0			0		50	0	
BR1CR			Always	1: (16 – K)/16 00:				ency divisor N.			
			write "0".	divided	01:		0 to F				
				enable	10: <b></b> ∳T8						
					11: <b>≬</b> T32	$\sim$	$(\mathcal{Q})$				
	Serial	20CH					BR1K3	BR1K2	BR1K1	BR1K0	
	channel 1				$\mathcal{A}$	$\rightarrow$			/W	i	
BR1ADD	K setting				$\searrow$	$\sim$	0	0	0	0	
	register						Baud rate 0 K.				
								1 t	o F		
			I2S1	FDPX1						STSEN1	
			R/W	R/W						W	
	Serial		0	0						1	
SC1MOD1	channel 1	20DH		I/O interface		$\langle \rangle$				STS1	
	mode 1			1: Full	(7)	$\langle \wedge \rangle$				1: Output	
			1: Operate	duplex	$\sum V $	$\mathcal{D}$				0: Stop	
			$\left \left\langle \right\rangle \right $	0: Half	$\bigcirc$						
				duplex	1						

#### (8-2) UART/SIO channel 1

#### (9) AD converter

Symbol	Name	Address	7	6	5	4	3	2	1	0		
Cymbol	Hamo	71001000	EOCF	ADBF	_	_	ITM0	REPEAT	SCAN	ADS		
				2	R/W	R/W	R/W	R/W	R/W	R/W		
	AD		0	0	0	0	0	. 0	0	0		
ADMOD0	MODE	2B0H	1: End	1: Busy	Always	Always	Interrupt in	1: Repeat	1: Scan	1: Start		
	register 0		1. 2.10	1. Duby	write "0".	write "0".	repeat		1. Obarr	n otari		
							mode.					
			VREFON	I2AD	/		ADTRGE	ADCH2	ADCH1	ADCH0		
			R/W	R/W			R/W ( (	7/^	R/W	•		
			0	0			$\mathcal{O}$	$\bigcirc$	0	0		
			1: VREF on	IDLE2			1: Enable		nput channe			
	AD			0: Abort			for	000: AN0 AN				
ADMOD1	MODE	2B1H		1: Operate			external	001: AN1 AN	$0 \rightarrow AN1$			
	register 1	20111				1	start	010: AN2 AN	$0 \rightarrow AN1 \rightarrow AI$	N2		
								011: AN3 AN	$0 \rightarrow AN1 \rightarrow AI$	$N2 \rightarrow AN3$		
						$\overline{\Omega}$	$\sim$	100: AN4 AN	4			
							)) <	101: AN5 AN	$1/(\alpha)$			
									$4 \rightarrow AN5 \rightarrow AI$			
	i					$\left( \rightarrow \right)$			$4 \rightarrow AN5 \rightarrow AI$			
	AD MODE register 2		ADM27	ADM26	ADM25	ADM24	ADM23	ADM22	ADM21	ADM20		
ADMOD2		2B2H				R/	$\frown$					
			0	0	0		0	0	0	1		
						Please w		))				
	AD MODE register 3	2B3H	ADM37	ADM36	ADM35	ADM34	ADM33	ADM32	ADM31	ADM30		
ADMOD3						R/						
			1	1(	Ŏ	0 Please w		1	1	1		
	AD result register 0/4 low		ADR01	ADR00	$\leq$					ADR0RF		
		2A0H								R		
NBILE COTE			Unde			762				0		
	AD result		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02		
ADREG04H		2A1H			ADIO			ADI(04	ADI(05	ADI(02		
/ BILE COHI	0/4 high		R Undefined									
	AD result		ADR11	ADR10						ADR1RF		
ADREG15L	register	2A2H				$\sim$	$\sim$	$\sim$	$\sim$	R		
	register 1/5 low		Unde			$\sim$	$\sim$	$\sim$	$\sim$	0		
	AD result		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12		
ADREG15H	2	2A3H				F		10114	1.0110	NDIVIZ		
	1/5 high		/	1		Undefined						
$\sim$	AD result	$\gamma$	ADR21	ADR20						ADR2RF		
ADREG26L		2A4H		- \ \ 7	$\sim$	$\sim$	$\sim$	$\sim$	$\sim$	R		
	2/6 low	£7,411	Unde		$\sim$	$\sim$	$\sim$	$\sim$	$\sim$	0		
7	AD result		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22		
ADREG26H		2A5H			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	F	•	, BALT	7.81(20			
	2/6 high			1		Unde						
	AD result		ADR31	ADR30			<u> </u>			ADR3RF		
ADREG37L		2A6H	F		$\sim$	$\sim$	$\sim$	$\sim$	$\sim$	R		
	3/7 low		Unde		$\sim$	$\sim$	$\sim$	$\sim$	$\sim$	0		
	AD result		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32		
ADREG37H		2A7H	70133			ADR36		70734	70133	AUNJZ		
	3/7 high	2,011				Unde						
	3/1 high		I			Unde	meu					

#### (10) Watchdog timer

Symbol	Name	Address	7	6	5	4	3	2	1	0	
WDMOD			WDTE	WDTP1	WDTP0			I2WDT	RESCR	-	
			R/W	R/W	R/W		/	R/W	R/W	R/W	
	WDT		1	0	0			0	0	0	
	WDT MODE register	300H	1: WDT enable	00: 2 <sup>15</sup> /f <sub>SYS</sub> 01: 2 <sup>17</sup> /f <sub>SYS</sub> 10: 2 <sup>19</sup> /f <sub>SYS</sub> 11: 2 <sup>21</sup> /f <sub>SYS</sub>			. ((	IDLE2 0: Abort 1: Operate	RESET connect internally WDT out to reset pin	Always write "0".	
WDCR	WDT control	301H (Prohibit RMW)		- W - B1H: WDT disable 4EH: WDT clear							

#### (11) Multi vector controllor

(	11) Multi	vector co	ontrollor									
Symbol	Name	Address	7	6	5	4	3	2	901	0		
	Multi vector control	tor 00AEH	VEC7	VEC6	VEC5	VEC4	VEC3	VEC2	VEC1	VEC0		
MVEC0			R/W	R/W	R/W	R/W	R/W	R/W)	R/W	R/W		
IVIVECU			1	1		1	1		1	1		
				Vector address A15 to A8								

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Multi vector control	00AFH	VEC15	VEC14	VEC13	VEC12	VEC11	VEC10	VEC9	VEC8
MVEC1			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
WIVECT			1	$\left( \left( 1 \right) \right)$	1	X	1	1	1	1
			Vector address A23 to A16							

Note: Write MVEC1, MVEC0 after making an interruption prohibition state.


## 6. Port Section Equivalent Circuit Diagrams

• Reading the circuit diagrams


The gate symbols used are essentially the same as those used for the standard CMOS logic IC [74HCXX] series.

The dedicated signal is described below.


- STOP: This signal becomes active (1) when the HALT mode setting register is set to STOP mode (e.g., when SYSCR2<HALTM1:0> = 0, 1) and the CPU executes the HALT instruction. When the drive enable bit SYSCR2<DRVE> is set to 1, however, STOP will remains at 0.
- The input protection resistances ranges from several tens of ohms to several hundreds of ohms.
- D0 to D7, P10 to P17, P20 to P27, A0 to A15, P71, P74, P90, P93 to P96



■ P53 to P55, P80 to P87, PZ2, PZ3



AM0 to AM1



#### 7. Points to Note and Restrictions (1) Notation The notation for built-in/I/O registers is as follows register symbol <Bit symbol> a. (e.g., TA01RUN<TA0RUN> denotes bit TA0RUN of register TA01RUN). b. Read-modify-write instructions An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction. 3, (TA01RUN) ... Set bit 3 of TA01RUN. Example 1: SET Example 2: INC 1, (100H) ... Increment the data at 100H. Examples of read-modify-write instructions on the TLCS-900 Exchange instruction ΕX (mem), R Arithmetic operations ADC (mem), R/# ADD (mem), R/# SUB (mem), R/# SBC (mem), R/# DEC #3, (mem) INC #3, (mem) Logic operations AND (mem), R/# (mem), R/# OR XOR (mem), R/# Bit manipulation operations, RES #3, (mem) STCF #3/A, (mem) SET #3, (mem) CHG #3, (mem) TSET #3, (mem) Rotate and shift operations RLC (mem) RRC (mem) RL (mem) RR (mem) SLA< (mem) SRA (mem) (mem) SRL (mem) $\operatorname{SLL}$ RRD (mem) RLD (mem) fc, fFPH, fSYS and one state c. The clock frequency input on pins X1 and 2 is called fOSCH. The clock selected by

DFMCR0<ACT1:0> is called fc. The clock selected by SYSCR1<SYSCK> is called fFPH. The clock frequency give by fFPH

divided by 2 is called fSYS.

One cycle of f<sub>SYS</sub> is referred to as one state.

b.

- (2) Points to note
  - a. AM0 and AM1 pins

Fix these pins to  $V_{\mbox{\scriptsize CC}}$  unless changing voltage.

EMU0 and EMU1

Open pins.

c. Reserved address areas

The TMP91C829 does not have any reserved areas.

d. HALT mode (IDLE1)

When IDLE1 mode is used (in which oscillator operation only occurs), set RTCCR<RTCRUN> to 0 stop the timer for the real time clock before the HALT instructions is executed.

e. Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

f. Programmable pull-up resistance

The programmable pull-up resistor can be turned on/off by a program when the ports are set for use as input ports. When the ports are set for use as output ports, they cannot be turned ON/OFF by a program.

The data registers (e.g., P3) are used to turn the pull-up/pull-down resistors on/off. Consequently read-modify-write instructions are prohibited.

g. Bus releasing function

Please refer to the note about bus release in Section 3.6 "Port Functions". The pin state is written when the bus is released.

h. Watchdog timer

The watchdog timer starts operation immediately after a reset is released. When the watchdog timer is not to be used, disable it.

i. Watchdog timer

When the bus is released, neither internal memory nor internal I/O can be accessed. However, the internal I/O continues to operate. Hence the watchdog timer continues to run. Therefore be careful about the bus releasing time and set the detection timer of watchdog timer.

j. AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

#### CPU (Micro DMA)

Only the "LDC cr, r" and "LDC r, cr" instructions can be used to access the control registers in the CPU. (e.g., the transfer source address register (DMASn).)

l. Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

m. POP SR instruction

Please execute the POP SR instruction during DI condition.

n. Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts ( $\overline{\text{NMI}}$ , INT0 to INT4) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of fFPH) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt. 8. Package Dimensions

P-LQFP100-1414-0.50F

Unit: mm

