TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller

TLCS-900/L1 Series

TMP91C829

Not Recommended for New Design

TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, “Points of Note and Restrictions”.

Especially, take care below cautions.

CAUTION

How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = ($\overline{\text{NMI}}$, INT0 to INT4), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Not Recommended for New Design

CMOS 16-Bit Microcontroller

TMP91C829FG

1. Outline and Features

TMP91C829 is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment.With 2 Kbytes of boot ROM included, it allows your programs to be erased and rewritten on board. TMP91C829FG comes in a 100-pin flat package. Listed below are the features.

(1) High-speed 16-bit CPU (900/L1 CPU)
- Instruction mnemonics are upward compatible with TLCS-90/900
- 16 Mbytes of linear address space
- General-purpose registers and register banks
- 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
- Micro DMA: 4 channels (444 ns/2 bytes at 36 MHz)

(2) Minimum instruction execution time: 111 ns (at 36 MHz)

(3) Built-in RAM: 8 Kbytes
Built-in ROM: None
Built-in Boot ROM: 2 Kbytes

RESTRICTIONS ON PRODUCT USE 060116EBP

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_S

Not Recommended for New Design

(4) External memory expansion
- Expandable up to 16 Mbytes (Shared program/data area)
- Can simultaneously support 8-/16-bit width external data bus
  … Dynamic data bus sizing

(5) 8-bit timers: 6 channels

(6) 16-bit timer/event counter: 1 channel

(7) Serial bus interface: 2 channels

(8) 10-bit AD converter: 8 channels

(9) Watchdog timer

(10) Chip select/wait controller: 4 blocks

(11) Interrupts: 35 interrupts
- 9 CPU interrupts: Software interrupt instruction and illegal instruction
- 19 internal interrupts: 7 priority levels are selectable
- 7 external interrupts: 7 priority levels are selectable
  (Level mode, rising edge mode and falling edge mode are selectable.)

(12) Input/output ports: 46 pins (Except Data bus (8bit), Address bus (16bit) and $\overline{RD}$ pin)

(13) Standby function
Three HALT modes: IDLE2 (Programmable), IDLE1, STOP

(14) Operating voltage
- VCC (5 V) = 4.75 V to 5.25 V (fc max = 36 MHz)
- VCC (3 V) = 3.0 V to 3.6 V (fc max = 36 MHz)

(15) Package
- 100-pin QFP: P-LQFP100-1414-0.50F

Not Recommended for New Design

Power on and power off the supply

Power on and power off of the supply require the simultaneous execution of the 5 V power supply and 3.3 V power supply. If the both power supplies cannot be turned on or off simultaneously, turn on or off each power supply within the specifications shown in Figure 3.1.2 and 3.1.2 “Power On and Power Off of the Supply”. When power on and power off of the supply is performed on eigher of them, overlap current may run into the internal logic. Leaving overlap current running results in increase of power dissipation and short LSI life. Please avoid leaving either of power supplies on.



Not Recommended for New Design

Figure 1.1 TMP91C829 Block Diagram

2. Pin Assignment and Pin Functions

The assignment of input/output pins for the TMP91C829FG, their names and functions are as follows:

2.1 Pin Assignment Diagram

Figure 2.1.1 shows the pin assignment of the TMP91C829FG.



Figure 2.1.1 Pin Assignment Diagram (100-pin LQFP)

Not Recommended for New Design

2.2 Pin Names and Functions

The names of the input/output pins and their functions are described below.

Table 2.2.1 Pin Names and Functions (1/3)

Pin Name	Number of Pins	I/O	Functions
D0 to D7	8	I/O	Data (Lower): Bits 0 to 7 of data bus
P10 to P17 D8 to D15	8	I/O I/O	Port 1: I/O port that allows I/O to be selected at the bit level (when used to the external 8-bit bus) Data (Upper): Bits 8 to15 of data bus
P20 to P27 A16 to A23	8	Output Output	Port 2: Output port Address: Bits 16 to 23 of address bus
A8 to A15	8	Output	Address: Bits 8 to 15 of address bus
A0 to A7	8	Output	Address: Bits 0 to 7 of address bus
$\overline{RD}$	1	Output	Read: Strobe signal for reading external memory
$\overline{WR}$	1	Output	Write: Strobe signal for writing data to pins D0 to D7
P53 $\overline{BUSRQ}$	1	I/O Input	Port 53: I/O port (with pull-up resistor) Bus request: Signal used to request bus release (High impedance)
P54 $\overline{BUSAK}$	1	I/O Output	Port 54: I/O port (with pull-up resistor) Bus acknowledge: Signal used to acknowledge bus release (High impedance)
P55 $\overline{WAIT}$	1	I/O Input	Port 55: I/O port (with pull-up resistor) Wait: Pin used to request CPU bus wait.
P56 INT0	1	I/O Input	Port 56: I/O port (with pull-up resistor) Interrupt request pin0: Interrupt request pin with programmable level/rising edge/falling edge
P60 $\overline{CS0}$	1	Output Output	Port 60: Output port Chip select 0: Outputs 0 when address is within specified address area
P61 $\overline{CS1}$	1	Output Output	Port 61: Output port Chip select 1: Outputs 0 when address is within specified address area
P62 $\overline{CS2}$	1	Output Output	Port 62: Output port Chip select 2: Outputs 0 when address is within specified address area
P63 $\overline{CS3}$	1	Output Output	Port 63: Output port Chip select 3: Outputs 0 when address is within specified address area
P70 TA0IN INT1	1	I/O Input Input	Port 70: I/O port Timer A0 input Interrupt request pin2: Interrupt request pin with programmable level/rising edge/falling edge
P71 TA1OUT	1	I/O Output	Port 71: I/O port Timer A0 or timer A1 output
P72 TA3OUT INT2	1	I/O Output Input	Port 72: I/O port Timer A2 or timer A3 output Interrupt request pin2: Interrupt request pin with programmable level/rising edge/falling edge

Not Recommended for New Design

Table 2.2.2 Pin Names and Functions (2/3)

Pin Name	Number of Pins	I/O	Functions
P73 TA4IN INT3	1	I/O Input Input	Port 73: I/O port Timer A4 input Interrupt request pin 3: Interrupt request pin with programmable level/rising edge/falling edge
P74 TA5OUT	1	I/O Output	Port 74: I/O port Timer A4 or timer A5 output
P75 INT4	1	I/O Input	Port 75: I/O port Interrupt request pin 4: Interrupt request pin with programmable
P80 TXD0	1	I/O Output	Port 80: I/O port (with pull-up resistor) Serial send data 0: Programmable open-drain output pin
P81 RXD0	1	I/O Input	Port 81: I/O port (with pull-up resistor) Serial receive data 0
P82 SCLK0 $\overline{CTS0}$	1	I/O Input I/O	Port 82: I/O port: (with pull-up resistor) Serial clock I/O 0 Serial data send enable 0 (Clear to send)
P83 $\overline{STS0}$	1	I/O	Port 83: I/O port (with pull-up resistor) Serial data request signal 0
P84 TXD1	1	I/O Output	Port 84: I/O port (with pull-up resistor) Serial send data 0: Programmable open-drain output pin
P85 RXD1	1	I/O Input	Port 85: I/O port (with pull-up resistor) Serial receive data 1
P86 SCLK1 $\overline{CTS1}$	1	I/O Input I/O	Port 86: I/O port: (with pull-up resistor) Serial clock I/O 1 Serial data send enable 1 (Clear to send)
P87 $\overline{STS1}$	1	I/O	Port 87: I/O port (with pull-up resistor) Serial data request signal 1
P90 INT5	1	I/O Input	Port 90: I/O port Interrupt request pin 5: Interrupt request pin with programmable level/rising edge/falling edge
P93 TB0IN0	1	I/O Input	Port 93: I/O port Timer B0 input 0
P94 TB0IN1	1	I/O Input	Port 94: I/O port Timer B0 input 1
P95 TB0OUT0	1	I/O Output	Port 95: I/O port Timer B0 output 0
P96 TB0OUT1	1	I/O Output	Port 96: I/O port Timer B0 output 1
PA0 to PA7 AN0 to AN7 $\overline{ADTRG}$	8	Input Input Input	Port A0 to A7: Pin used to input port Analog input 0 to 7: Pins used to input to AD converter A/D trigger: Signal used to request AD start (PA3)
PZ2 $\overline{HWR}$	1	I/O Output	Port Z2: I/O port (with pull-up resistor) High write: Strobe signal for writing data to pins D8 to D15
PZ3	1	I/O	Port Z3: I/O port (with pull-up resistor)

Not Recommended for New Design

Table 2.2.3 Pin Names and Functions (3/3)

Pin Name	Number of Pins	I/O	Functions
$\overline{\text{BOOT}}$	1	Input	This pin sets boot mode (with pull-up resistor)
$\overline{\text{NMI}}$	1	Input	Non-maskable interrupt request pin: Interrupt request pin with programmable falling edge level or with both edge levels programmable
AM0 to AM1	2	Input	Address mode : External data bus with select pin When external 16-bit bus is fixed or external 8- or 16-bit buses are mixed, AM1 = 0 , AM0 = 1 When external 8-bit bus is fixed, AM1 = 0 , AM0 = 0
$\overline{\text{RESET}}$	1	Input	Reset: Initializes TMP91C829 (with pull-up resistor)
VREFH	1	Input	Pin for reference voltage input to AD converter (H)
VREFL	1	Input	Pin for reference voltage input to AD converter (L)
AVCC	1	I/O	Power supply pin for AD converter
AVSS	1		GND supply pin for AD converter
X1/X2	2		Oscillator connection pins
HVCC	2		Power supply pins (5 V)
LVCC	2		Power supply pins (3 V)
DVSS	3		GND pins (0 V)
EMU0	1	Output	Open pin
EMU1	1	Output	Open pin

Note 1: An external DMA controller cannot access the device's built-in memory or built-in I/O devices using the $\overline{\text{BUSRQ}}$ and $\overline{\text{BUSAK}}$ signal.

Note 2: All pins which have a built-in pull-up resistor (Other than the $\overline{\text{RESET}}$ pin and the $\overline{\text{BOOT}}$ pin) can be disconnected from the resistor in software.

Not Recommended for New Design

3. Operation

This section describes the basic components, functions and operation of the TMP91C829.

Notes and restrictions which apply to the various items described here are outlined in section 7. "Points to Note and Restrictions" at the end of this databook.

3.1 CPU

The TMP91C829 incorporates a high-performance 16-bit CPU (The 900/L1 CPU). For a description of this CPU's operation, please refer to the section of this databook which describes the TLCS-900/L1 CPU.

The following sub sections describe functions peculiar to the CPU used in the TMP91C829; these functions are not covered in the section devoted to the TLCS-900/L1 CPU.

3.1.1 Reset

When resetting the TMP91C829 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then set the $\overline{\text{RESET}}$ input to low level at least for 10 system clocks (8.89 μs at 36 MHz). Thus, when turn on the switch, be set to the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input to low-level at least for 10 system clocks.

Clock gear is intitialized 1/16 mode by reset operation. It means that the system clock mode f_{SYS} is set to fc/32 (= fc/16 ×1/2).

When the reset is accept, the CPU:

- Sets the program counter (PC) as follows in accordance with the reset vector stored at address FFFF00H to FFFF02H:

  PC<0:7> ← Data in location FFFF00H
  PC<8:15> ← Data in location FFFF01H
  PC<16:23> ← Data in location FFFF02H
- Sets the stack pointer (XSP) to 100H.
- Sets bits <IFF0:2> of the status register (SR) to 111. (Thereby setting the interrupt level mask register to level 7.)
- Sets the <MAX> bit of the status register to 1 (MAX mode).
  (Note: As this product does not support MIN mode, do not write a 0 to the <MAX> bit.)
- Clears bits <RFP0:2> of the status register to 000. (Thereby selecting register bank 0.)

When the reset is cleared, the CPU starts executing instructions according to the program counter settings. CPU internal registers not mentioned above do not change when the reset is cleared.

When the reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.

Note: The CPU internal register (except to PC, SR, XSP) and internal RAM data do not change by resetting.

Figure 3.1.1 shows the timing of a reset for the TMP91C829.

Not Recommended for New Design



Not Recommended for New Design

Figure 3.1.1 TMP91C829 Reset Timing Example

3.1.2 Power On and Power Off of the Supply



Figure 3.1.2 Power Supply On/Off Timing

3.2 Outline of Operation Modes

There are multi chip and multi boot modes. Which mode is selected depends on the device's pin state after a reset.

- Multi chip mode: The device normally operations in this mode. After a reset, the device starts executing the external memory program.
- Multi boot mode: This mode is used to rewrite the external flash memory by serial transfer (UART) or ATAPI transfer.

  After a reset, internal boot program starts up, executing a on-board rewrite program.

Table 3.2.1 Operation Mode Setup Table

Operation Mode	Mode Setup Input Pin	
	RESET	BOOT
Multi chip mode	↑	H
Multi boot mode		L

Not Recommended for New Design

3.3 Memory Map

Figure 3.3.1 is a memory map of the TMP91C829.



Figure 3.3.1 TMP91C829 Memory Map

Not Recommended for New Design

3.4 Triple Clock Function and Standby Function

The TMP91C829 contains (1) a clock gearing system, (2) a standby controller, and (3) a noise-reducing circuit. It is used for low-power, low-noise systems.

The clock operating mode is as follows: (a) Single clock mode (X1, X2 pins only).

Figure 3.4.1 shows a transition figure.



Figure 3.4.1 System Clock Block Diagram

The clock frequency input from the X1 and X2 pins is called fc. In case of TMP91C829, fc = f_{FPH}. The system clock f_{SYS} is defined as the divided clock of f_{FPH}, and one cycle of f_{SYS} is regarded as one state.

Not Recommended for New Design

3.4.1 Block Diagram of System Clock



Figure 3.4.2 Block Diagram of System Clock

Not Recommended for New Design

3.4.2 SFRs

		7	6	5	4	3	2	1	0
SYSCR0 (00E0H)	Bit symbol	–	–	–	–	–	WUEF	PRCK1	PRCK0
	Read/Write	R/W							
	After reset	1	0	1	0	0	0	0	0
	Function	Always write “1”.	Always write “0”.	Always write “1”.	Always write “0”.	Always write “0”.	Warm-up timer Write 0: Don’t care Write 1: Start timer Read 0: End warm-up Read 1: Do not end warm-up	Select prescaler clock 00: f_{FPH} 01: Reserved 10: fc/16 11: Reserved	
		7	6	5	4	3	2	1	0
SYSCR1 (00E1H)	Bit symbol					–	GEAR2	GEAR1	GEAR0
	Read/Write					R/W			
	After reset					0	0	0	0
	Function					Always write “0”.	Select gear value of high frequency (fc) 000: fc 001: fc/2 010: fc/4 011: fc/8 100: fc/16 101: (Reserved) 110: (Reserved) 111: (Reserved)		
		7	6	5	4	3	2	1	0
SYSCR2 (00E2H)	Bit symbol		–	WUPTM1	WUPTM0	HALTM1	HALTM0		DRVE
	Read/Write		R/W	R/W	R/W	R/W	R/W		R/W
	After reset		0	1	0	1	1		0
	Function		Always write “0”.	Warm-up timer 00: Reserved 01: 2^8 inputted frequency 10: 2^{14} inputted frequency 11: 2^{16} inputted frequency		HALT mode 00: Reserved 01: STOP mode 10: IDLE1 mode 11: IDLE2 mode			1: Drive the pin during STOP mode

Figure 3.4.3 SFR for System Clock

Not Recommended for New Design

		7	6	5	4	3	2	1	0
EMCCR0 (00E3H)	Bit symbol	PROTECT	–	–	–	–	EXTIN	–	–
	Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	After reset	0	0	1	0	0	0	1	1
	Function	Protect flag 0: OFF 1: ON	Always write “0”.	Always write “1”.	Always write “0”.	Always write “0”.	1: External clock	Always write “1”.	Always write “1”.
EMCCR1 (00E4H)	Bit symbol	Writing 1FH turns protections OFF. Writing any value other than 1FH turns protection ON.							
	Read/Write								
	After reset								
	Function								

Figure 3.4.4 SFR for Noise Reducing

Not Recommended for New Design

3.4.3 System Clock Controller

The system clock controller generates the system clock signal (f_{SYS}) for the CPU core and internal I/O. It contains a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<GEAR0:2> sets the high-frequency clock gear to either 1, 2, 4, 8, or 16 (fc, fc/2, fc/4, fc/8, or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The initialization<GEAR0:2> = 100 will cause the system clock (f_{SYS}) to be set to fc/32 (fc/16 × 1/2) after a reset.

For example, f_{SYS} is set to 1.125 MHz when the 36 MHz oscillator is connected to the X1 and X2 pins.

Clock gear controller

The f_{FPH} is set according to the contents of the clock gear select register SYSCR1 <GEAR0:2> to either fc, fc/2, fc/4, fc/8, or fc/16. Using the clock gear to select a lower value of f_{FPH} reduces power consumption.

Example: Changing to a high-frequency gear

```
SYSCR1    EQU    00E1H

          LD     (SYSCR1), XXXX0000B    ;    Changes fSYS to fc/2.
```

X: Don't care

(Changing to high-frequency clock gear)

To change the clock gear, write the appropriate value to the SYSCR1<GEAR0:2> register. The value of f_{FPH} will not change until a period of time equal to the warm-up time has elapsed from the point at which the register is written to.

There is a possibility that the instruction immediately following the instruction which changes the clock gear will be executed before the new clock setting comes into effect. To ensure that this does not happen, insert a dummy instruction (to execute a write cycle) as follows:

Example:

```
SYSCR1    EQU    00E1H
          LD     (SYSCR1), XXXX0001B    ;    Changes fSYS to fc/4.
          LD     (DUMMY), 00H           ;    Dummy instruction.
          Instruction to be executed after clock gear has changed.
```

Not Recommended for New Design

3.4.4 Prescaler Clock Controller

For the internal I/O (TMRA01:45, TMRB0 and SIO0, SIO1), there is a prescaler which can divide the clock.

The ϕT clock input to the prescaler is either the clock f_{FPH} divided by 2 or the clock fc/16 divided by 2. The setting of the SYSCR0<PRCK0:1> register determines which clock signal is input.

The ϕT0 clock input to the prescaler is either the clock f_{FPH} divided by 4 or the clock fc/16 divided by 4. The setting of the SYSCR0<PRCK0:1> register determines which clock signal is input.

3.4.5 Noise Reduction Circuits

Noise reduction circuits are built in, allowing implementation of the following features.

(1) Single drive for high-frequency oscillator

(2) Protection of register contents

The above functions are performed by making the appropriate settings in the EMCCR0 and EMCCR1 registers.

(1) Single drive for high-frequency oscillator

(Purpose)

Not need twin drive and protect mistake operation by inputted noise to X2 pin when the external oscillator is used.

(Block diagram)



(Setting method)

When a 1 is written to the EMCCR0<EXTIN>, the oscillator is disabled and is operated as a buffer. The X2 pin always outputs a 1.

<EXTIN> is initialized to 0 by a reset.

Note: Do not write EMCCR0<EXTIN> = “1” when using external resonator.

Not Recommended for New Design

(2) Protection of register contents

(Purpose)

An item for mistake operation by inputted noise.

To execute the program certainty which is occurred mistake operation, the protect-register can be disabled write operation for the specific SFR.

Write disabled SFRs

1. CS/WAIT controller

   B0CS, B1CS, B2CS, B3CS, BEXCS,
   MSAR0, MSAR1, MSAR2, MSAR3,
   MAMR0, MAMR1, MAMR2, MAMR3

2. Clock gear (only EMCCR1 can be written to.)

   SYSCR0, SYSCR1, SYSCR2, EMCCR0

(Block diagram)



(Setting method)

Writing any value other than 1FH to the EMCCR1 register turns on protection, thereby preventing the CPU from writing to the specific SFR.

Writing 1FH to EMCCR1 turns off protection.

The protection status is set in EMCCR0<PROTECT>.

Resetting initializes the protection status to off.

Not Recommended for New Design

3.4.6 Standby Controller

(1) HALT modes

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2<HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

a. IDLE2: The CPU only is halted.
In IDLE2 mode internal I/O operations can be performed by setting the following registers.
Table 3.4.1 shows the registers of setting operation during IDLE2 mode.

Table 3.4.1 The Registers of Setting Operation during IDLE2 Mode

Internal I/O	SFR
TMRA01	TA01RUN<I2TA01>
TMRA23	TA23RUN<I2TA23>
TMRA45	TA45RUN<I2TA45>
TMRB0	TB0RUN<I2TB0>
SIO0	SC0MOD1<I2S0>
SIO1	SC1MOD1<I2S0>
AD converter	ADMOD1<I2AD>
WDT	WDMOD<I2WDT>

b. IDLE1: Only the oscillator to operate.

c. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.4.2.

Table 3.4.2 I/O Operation during HALT Modes

<table>
<tr><th colspan="2">HALT Mode</th><th>IDLE2</th><th>IDLE1</th><th>STOP</th></tr>
<tr><td colspan="2">SYSCR2<HALTM1:0></td><td>11</td><td>10</td><td>01</td></tr>
<tr><td rowspan="8">Block</td><td>CPU</td><td colspan="3">Stop</td></tr>
<tr><td>I/O ports</td><td colspan="2">Maintain same state as when HALT instruction was executed.</td><td>See Table 3.4.5, Table 3.4.6</td></tr>
<tr><td>TMRA, TMRB</td><td rowspan="4">Can be selected</td><td rowspan="4" colspan="2">Stopped</td></tr>
<tr><td>SIO</td></tr>
<tr><td>AD converter</td></tr>
<tr><td>WDT</td></tr>
<tr><td>Interrupt controller</td><td>Operational</td></tr>
</table>

Not Recommended for New Design

(2) How to clear a HALT mode

The halt state can be cleared by a reset or by an interrupt request. The combination of the value in <IFF0:2> of the interrupt mask register and the current HALT mode determine in which ways the HALT mode may be cleared. The details associated with each type of halt state clearance are shown in Table 3.4.3.

- Clearance by interrupt request

Whether or not the HALT mode is cleared and subsequent operation depends on the status of the generated interrupt. If the interrupt request level set before execution of the HALT instruction is greater than or equal to the value in the interrupt mask register, the following sequence takes place: The HALT mode is cleared, the interrupt is then processed, and the CPU then resumes execution starting from the instruction following the HALT instruction. If the interrupt request level set before execution of the HALT instruction is less than the value in the interrupt mask register, the HALT mode is not cleared. (If a non-maskable interrupt is generated, the HALT mode is cleared and the interrupt processed, regardless of the value in the interrupt mask register.)

However, for INT0 to INT4 only, even if the interrupt request level set before execution of the HALT instruction is less than the value in the interrupt mask register, the HALT mode is cleared. In this case, the interrupt is not processed and the CPU resumes execution starting from the instruction following the HALT instruction. The interrupt request flag remains set to 1.

Note: Usually, interrupts can release all halts status. However, the interrupts ($\overline{NMI}$, INT0 to INT4) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)
If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

- Clearance by reset

Any halt state can be cleared by a reset.
When STOP mode is cleared by a RESET signal, sufficient time (at least 3 ms) must be allowed after the reset for the operation of the oscillator to stabilize.

When a HALT mode is cleared by resetting, the contents of the internal RAM remain the same as they were before execution of the HALT instruction. However, all other settings are reinitialized. (Clearance by an interrupt affects neither the RAM contents nor any other settings – the state which existed before the HALT instruction was executed is retained.)

Not Recommended for New Design

Table 3.4.3 Source of Halt State Clearance and Halt Clearance Operation

Status of Received Interrupt			Interrupt Enabled (Interrupt level) ≥ (Interrupt mask)			Interrupt Disabled (Interrupt level) < (Interrupt mask)		
HALT Mode			IDLE2	IDLE1	STOP	IDLE2	IDLE1	STOP
Source of Halt State Clearance	Interrupt	NMI	♦	♦	♦ *1	–	–	–
		INTWDT	♦	×	×	–	–	–
		INT0 to INT4 (Note)	♦	♦	♦ *1	○	○	○ *1
		INT5	♦	×	×	×	×	×
		INTTA0 to INTTA5	♦	×	×	×	×	×
		INTTB00, INTTB01, INTTBOF0	♦	×	×	×	×	×
		INTRX0, INTTX0	♦	×	×	×	×	×
		INTRX1, INTTX1	♦	×	×	×	×	×
		INTAD	♦	×	×	×	×	×
		RESET	Reset initializes the LSI					

♦: After clearing the HALT mode, CPU starts interrupt processing.

○: After clearing the HALT mode, CPU resumes executing starting from instruction following the HALT instruction.

×: Cannot be used to clear the HALT mode.

–: The priority level (Interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.

*1: The HALT mode is cleared when the warm-up time has elapsed.

Note: When the HALT mode is cleared by INT0 to INT4 interrupt of the level mode in the interrupt enabled status, hold the level until starting interrupt processing. Changing level before holding level, interrupt processing is correctly started.

(Example: Clearing IDLE1 mode)

An INT0 interrupt clears the halt state when the device is in IDLE1 mode.

```
Address
8200H   LD      (P5FC), 40H         ; Sets P56 to INT0
8203H   LD      (IIMC0), 00H        ; Sets INT0 interrupt rising edge.
8206H   LD      (INTE0AD), 06H      ; Sets INT0 interrupt level to 6.
8209H   EI      5                   ; Sets interrupt level to 5 for CPU.
820BH   LD      (SYSCR2), 28H       ; Sets HALT mode to IDLE1 mode.
820EH   HALT                        ; Halts CPU.
```



Not Recommended for New Design

(3) Operation

a. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.4.5 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.



Figure 3.4.5 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

b. IDLE1 mode

In IDLE1 mode, only the internal oscillator and the RTC continue to operate. The system clock in the MCU stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.4.6 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.



Figure 3.4.6 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

Not Recommended for New Design

c. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator pin status in STOP mode depends on the settings in the SYSCR2<DRVE> register. Table 3.4.5, Table 3.4.6 summarizes the state of these pins in STOP mode.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. See the sample warm-up times in Table 3.4.4.

Figure 3.4.7 illustrates the timing for clearance of the STOP mode halt state by an interrupt.



Figure 3.4.7 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.4.4 Sample Warm-up Times after Clearance of STOP Mode

at f_{OSCH} = 36 MHz

SYSCR2<WUPTM1:0>		
01 (2^8)	10 (2^{14})	11 (2^{16})
7.1 μs	0.455 ms	1.820 ms

Not Recommended for New Design

Table 3.4.5 Input buffer State Table

Port Name	Input Function Name	Input Buffer State								
		During Reset	When the CPU is Operating		In HALT mode (IDLE2/IDLE1)		In HALT mode (STOP)			
							<DRVE>=1		<DRVE>=0	
			When Used as Function Pin	When Used as Input Port	When Used as Function Pin	When Used as Input Port	When Used as Function Pin	When Used as Input Port	When Used as Function Pin	When Used as Input Port
–	D0-D7	OFF	*1	–	OFF	–	OFF	–	OFF	–
P10-17	D8-D15			ON		OFF		OFF		OFF
P53(*6)	$\overline{BUSRQ}$	ON	ON		ON	ON	ON	ON		
P54(*6)	–	OFF	–	*2	–	OFF	–	OFF	–	
P55(*6)	$\overline{WAIT}$	ON	ON	ON	ON	ON	ON	ON	OFF	
P56(*6)	INT0								ON	ON
P70	TA0IN								*3	OFF
	INT1								ON	
P71	–		–	*2	–	OFF	–	OFF	–	
P72	INT2		ON		ON		ON		ON	
P73	TA4IN			ON		ON		ON	*3	
	INT3								ON	
P74	–		–	*2	–	OFF	–	OFF	–	
P75	INT4		ON	ON	ON	ON	ON	ON	ON	
P80(*6)	–		–		–		–		–	
P81(*6)	RXD0		ON		ON		ON		OFF	
P82(*6)	SCLK0									
	$\overline{CTS0}$									
P83-P84(*6)	–		–		–		–		–	
P85(*6)	RXD1		ON		ON		ON		OFF	
P86(*6)	SCLK1									
	$\overline{CTS1}$									
P87(*6)	–		–		–		–		–	
P90	INT5		ON		ON		ON		OFF	
P93	TB0IN0									
P94	TB0IN1									
P95-P96	–		–		–		–		–	
PA0-PA2(*7)	AN0-AN2	OFF	*4	*5	*4	OFF	*4	OFF	*4	
PA3(*7)	AN3									
	$\overline{ADTRG}$		ON		ON		ON		ON	
PA4-PA7(*7)	AN4-AN7		*4		*4		*4		*4	
PZ2-PZ3(*6)	–	ON	–	*2	–	–	–	–	–	
$\overline{BOOT}$ (*6)	–			ON		ON		ON		ON
$\overline{NMI}$	–									
$\overline{RESET}$ (*6)	–									
AM0,AM1	–									
X1	–							OFF		OFF

ON: The buffer is always turned on. A current flows the input buffer if the input pin is not driven.

OFF: The buffer is always turned off.

-: No applicable

*1: The buffer is turned on if read external.

*2: The buffer is turned on if access port.

*3: The buffer is turned off if FC register is “0”. The buffer is turned on if FC register is “1”.

*4: The buffer is always enable to input.

*5: The buffer is turned on if read port.

*6: Port having a pull-up resistor.(Programmable)

*7: AIN input does not cause a current to flow through the buffer.

Not Recommended for New Design

Table 3.4.6 Output buffer State Table

Port Name	Output Function Name	Output Buffer State								
		During Reset	When the CPU is Operating		In HALT mode (IDLE2/IDLE1)		In HALT mode (STOP)			
							<DRVE>=1		<DRVE>=0	
			When Used as Function Pin	When Used as Output Port	When Used as Function Pin	When Used as Output Port	When Used as Function Pin	When Used as Output Port	When Used as Function Pin	When Used as Output Port
–	D0-D7	–	*1	–	OFF	–	OFF	–	OFF	–
P10-P17	D8-D15			ON		ON		ON		OFF
P20-P27	A16-A23	ON	ON	–	ON	–	ON	–		–
–	A8-A15									
–	A0-A7									
–	$\overline{RD}$									
–	$\overline{WR}$									
P53	–	–	–	ON	–	ON	–	ON	–	OFF
P54	$\overline{BUSAK}$		ON		ON		ON		OFF	
P55-P56	–		–		–		–		–	
P60	$\overline{CS0}$	ON	ON		ON		ON		OFF	
P61	$\overline{CS1}$									
P62	$\overline{CS2}$				ON					
P63	$\overline{CS3}$									
P70	–	–	–		–		–		–	
P71	TA1OUT		ON		ON		ON		OFF	
P72	TA3OUT									
P73	–		–		–		–		–	
P74	TA5OUT		ON		ON		ON		OFF	
P75	–		–		–		–		–	
P80	TXD0		ON		ON		ON		OFF	
P81	–		–		–		–		–	
P82	SCLK0	–	ON		ON		ON		OFF	
P83	$\overline{STS0}$									
P84	TXD1									
P85	–		–		–		–		–	
P86	SCLK1		ON		ON		ON		OFF	
P87	$\overline{STS1}$									
P90	–		–		–		–		–	
P93-P94	–									
P95	TB0OUT0		ON		ON		ON		OFF	
P96	TB0OUT1						ON			
PZ2	$\overline{HWR}$									
PZ3	–		–		–		–		–	
X2	–	ON						*3		*3

ON: The buffer is always turned on. When the bus is released, however, output buffers for some pins are turned off.

OFF: The buffer is always turned off.

-: No applicable

*1: The buffer is turned on if write external.

*2: Port having a pull-up resistor.(Programmable)

*3: The buffer output High level.

Not Recommended for New Design

3.5 Interrupts

Interrupts are controlled by the CPU interrupt mask register SR<IFF2:0> and by the built-in interrupt controller.

The TMP91C829 has a total of 35 interrupts divided into the following five types:

- Interrupts generated by CPU: 9 sources
  (Software interrupts, illegal instruction interrupt)
- Interrupts on external pins ($\overline{\text{NMI}}$ and INT0 to INT5): 7 sources
- Internal I/O interrupts: 19 sources

A (Fixed) individual interrupt vector number is assigned to each interrupt.

One of seven (Variable) priority level can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at 7 as the highest level.

When an interrupt is generated, the interrupt controller sends the piority of that interrupt to the CPU. If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU. (The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.

The interrupt mask register <IFF2:0> value can be updated using the value of the EI instruction (EI num sets <IFF2:0> data to num).

For example, specifying “EI 3” enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction (<IFF2:0> = 7) is identical to the EI 7 instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 0 to 6. The EI instruction is vaild immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/L1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1 or 2 or 4 bytes) automatically in micro DMA mode, therefore this mode is used for speed up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover, TMP91C829 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.5.1 shows the overall interrupt processing flow.

Not Recommended for New Design



Figure 3.5.1 Interrupt and Micro DMA Processing Sequence

Not Recommended for New Design

3.5.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. That is also the same as TLCS-900/L and TLCS-900/H.

(1) The CPU reads the interrupt vector from the interrupt controller.
If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.
(The default priority is already fixed for each interrupt: The smaller vector value has the higher priority level.)

(2) The CPU pushes the value of program counter (PC) and status register (SR) onto the stack area (Indicated by XSP).

(3) The CPU sets the value which is the priority level of the accepted interrupt plus 1 (+1) to the interrupt mask register <IFF2:0>. However, if the priority level of the accepted interrupt is 7, the register's value is set to 7.

(4) The CPU increases the interrupt nesting counter INTNEST by 1 (+1).

(5) The CPU jumps to the address indicated by the data at address "FFFF00H + interrupt vector" and starts the interrupt processing routine.
The above processing time is 18 states (1.0 μs at 36 MHz) as the best case (16-bit data bus width and 0 waits).

When the CPU completed the interrupt processing, use the RETI instruction to return to the main routine. RETI restores the contents of program counter (PC) and status register (SR) from the stack and decreases the interrupt nesting counter INTNEST by 1 (–1).

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request which has a priority level equal to or greater than the value of the CPU interrupt mask register <IFF2:0> comes out, the CPU accepts its interrupt. Then, the CPU interrupt mask register <IFF2:0> is set to the value of the priority level for the accepted interrupt plus 1 (+1).

Therefore, if an interrupt is generated with a higher level than the current interrupt during its processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying DI as the start instruction disables maskable interrupt nesting.

A reset initializes the interrupt mask register <IFF2:0> to 111, disabling all maskable interrupts.

Table 3.5.1 shows the TMP91C829 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFFH (256 bytes) is assigned for the interrupt vector area.

Not Recommended for New Design

Table 3.5.1 TMP91C829 Interrupt Vectors and Micro DMA Start Vectors

Default Priority	Type	Interrupt Source or Source of Micro DMA Request	Vector Value	Vector Reference Address	Micro DMA Start Vector
1	Non-maskable	Reset or “SWI0” instruction	0000H	FFFF00H	–
2		“SWI1” instruction	0004H	FFFF04H	–
3		Illegal instruction or “SWI2” instruction	0008H	FFFF08H	–
4		“SWI3” instruction	000CH	FFFF0CH	–
5		“SWI4” instruction	0010H	FFFF10H	–
6		“SWI5” instruction	0014H	FFFF14H	–
7		“SWI6” instruction	0018H	FFFF18H	–
8		“SWI7” instruction	001CH	FFFF1CH	–
9		$\overline{\text{NMI}}$: NMI pin input	0020H	FFFF20H	–
10		INTWD: Watchdog timer	0024H	FFFF24H	–
–	Maskable	Micro DMA	–	–	–
11		INT0: INT0 pin input	0028H	FFFF28H	0AH
12		INT1: INT1 pin input	002CH	FFFF2CH	0BH
13		INT2: INT2 pin input	0030H	FFFF30H	0CH
14		INT3: INT3 pin input	0034H	FFFF34H	0DH
15		INT4: INT4 pin input	0038H	FFFF38H	0EH
16		INT5: INT5 pin input	003CH	FFFF3CH	0FH
17		(Reserved)	0040H	FFFF40H	10H
18		(Reserved)	0044H	FFFF44H	11H
19		(Reserved)	0048H	FFFF48F	12H
20		INTTA0: 8-bit timer 0	004CH	FFFF4CH	13H
21		INTTA1: 8-bit timer 1	0050H	FFFF50H	14H
22		INTTA2: 8-bit timer 2	0054H	FFFF54H	15H
23		INTTA3: 8-bit timer 3	0058H	FFFF58H	16H
24		INTTA4: 8-bit timer 4	005CH	FFFF5CH	17H
25		INTTA5: 8-bit timer 5	0060H	FFFF60H	18H
26		(Reserved)	0064H	FFFF64H	19H
27		(Reserved)	0068H	FFFF68H	1AH
28		INTTB00: 16-bit timer 0 (TB0RG0)	006CH	FFFF6CH	1BH
29		INTTB01: 16-bit timer 0 (TB0RG1)	0070H	FFFF70H	1CH
30		(Reserved)	0074H	FFFF74H	1DH
31		(Reserved)	0078H	FFFF78H	1EH
32		INTTBOF0: 16-bit timer 0 (Overflow)	007CH	FFFF7CH	1FH
33		(Reserved)	0080H	FFFF80H	20H
34		INTRX0: Serial receive (Channel 0)	0084H	FFFF84H	21H
35		INTTX0: Serial transmission (Channel 0)	0088H	FFFF88H	22H
36		INTRX1: Serial receive (Channel 1)	008CH	FFFF8CH	23H
37		INTTX1: Serial transmission (Channel 1)	0090H	FFFF90H	24H
38		(Reserved)	0094H	FFFF94H	25H
39		(Reserved)	0098H	FFFF98H	26H
40		INTAD: AD conversion end	009CH	FFFF9CH	27H
41		INTTC0: Micro DMA end (Channel 0)	00A0H	FFFFA0H	28H
42		INTTC1: Micro DMA end (Channel 1)	00A4H	FFFFA4H	29H
43		INTTC2: Micro DMA end (Channel 2)	00A8H	FFFFA8H	2AH
44		INTTC3: Micro DMA end (Channel 3)	00ACH	FFFFACH	2BH
–			00B0H	FFFFB0H	–
to		(Reserved)	to	to	to
–			00FCH	FFFFFCH	–

Not Recommended for New Design

3.5.2 Micro DMA Processing

In addition to general-purpose interrupt processing, the TMP91C829 supprots a micro DMA function. Interrupt requests set by micro DMA perform micro DMA processing at the highest priority level (Level 6) among maskable interrupts, regardless of the priority level of the particular interrupt source. The micro DMA has 4 channels and is possible continuous transmission by specifing the say later burst mode.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU goes to a standby mode by HALT instruction, the requirement of micro DMA will be ignored (Pending).

(1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on <IFF2:0> = "7"

The 4 micro DMA channels allow micro DMA processing to be set for up to 4 types of interrupts at any one time. When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared.

The data are automatically transferred once (1 or 2 or 4 bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by 1 (–1).

If the decreased result is 0, the micro DMA transfer end interrupt (INTTC0 to INTTC3) passes from the CPU to the interrupt controller. In addition, the micro DMA start vector register DMAnV is cleared to 0, the next micro DMA is disabled and micro DMA processing completes. If the decreased result is other than 0, the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTC0 to INTTC3) aren't generated.

If an interrupt request is triggered for the interrupt source in use during the interval between the clearing of the micro DMA start vector and the next setting, general-purpose interrupt processing executes at the interrupt level set. Therefore, if only using the interrupt for starting the micro DMA (Not using the interrupts as a general-purpose interrupt: level 1 to 6), first set the interrupts level to 0 (Interrupt requests disabled).

If using micro DMA and general-purpose interrupts together, first set the level of the interrupt used to start micro DMA processing lower than all the other interrupt levels (Note). In this case, the cause of general interrupt is limited to the edge interrupt.

The priority of the micro DMA transfer end interrupt (INTTC0 to INTTC3) is defined by the interrupt level and the default priority as same as the other maskable interrupt.

Note: If the priority level of micro DMA is set higher than that of other interrupts, CPU operates as follows.
In case INTxxx interrupt is generated first and then INTyyy interrupt is generated between checking "Interrupt specified by micro DMA start vector" (in the Figure 3.5.1) and reading interrupt vector with setting below. The vector shifts to that of INTyyy at the time.
This is because the priority level of INTyyy is higher than that of INTxxx.
In the interrupt routine, CPU reads the vector of INTyyy because cheking of micro DMA has finished.
And INTyyy is generated regardless of transfer counter of micro DMA.
INTxxx: level 1 without micro DMA
INTyyy: level 6 with micro DMA

Not Recommended for New Design

If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (High) > Channel 3 (Low)).

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16 Mbytes (The upper eight bits of the 32 bits are not valid).

Three micro DMA transfer modes are supported: 1-byte transfer, 2-byte (One word) transfer, and 4-byte transfer. After a transfer in any mode, the transfer source/transfer destination addresses are increased, decreased, or remain unchanged.

This simplifies the transfer of data from I/O to memory, from memory to I/O. For details of the transfer modes, see (4) "Detailed description of the transfer mode register". As the transfer counter is a 16-bit counter, micro DMA processing can be set for up to 65536 times per interrupt source. (The micro DMA processing count is maximized when the transfer counter initial value is set to 0000H.)

Micro DMA processing can be started by the 23 interrupts shown in the micro DMA start vectors of Figure 3.5.1 and by the micro DMA soft start, making a total of 24 interrupts.

Figure 3.5.2 shows the word transfer micro DMA cycle in transfer destination address INC mode (except for counter mode, the same as for other modes).

(The conditions for this cycle are based on an external 16-bit bus, 0 waits, transfer source/transfer destination addresses both even numbered values.)



Figure 3.5.2 Timing for Micro DMA Cycle

States 1 to 3: Instruction fetch cycle (Gets next address code).
If 3 bytes and more instruction codes are inserted in the instruction queue buffer, this cycle becomes a dummy cycle.

States 4 to 5: Micro DMA read cycle.

State 6: Dummy cycle (The address bus remains unchanged from state 5.)

States 7 to 8: Micro DMA write cycle.

Note 1: If the source address area is an 8-bit bus, it is increased by 2 states.
If the source address area is a 16-bit bus and the address starts from an odd number, it is increased by 2 states.

Note 2: If the destination address area is an 8-bit bus, it is increased by 2 states.
If the destination address area is a 16-bit bus and the address starts from an odd number, it is increased by 2 states.

Not Recommended for New Design

(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP91C829 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing 1 to each bit of DMAR register causes micro DMA once (If write 0 to each bitm micro DMA doesn't operate). At the end of transfer, the corresponding bit of the DMAR register is automatically cleared to 0.

Only one-channel can be set for micro DMA at once. (Do not write 1 to plural bits.)

When writing again 1 to the DMAR register, check whether the bit is 0 before writing 1. If read 1, micro DMA transfer isn't started yet.

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is 0 after start up of the micro DMA transfer counter doesn't change. Don't use Read-modify –write instruction to avoid writing to other bits by mistake.

Symbol	Name	Address	7	6	5	4	3	2	1	0
DMAR	DMA request register	89H (Prohibit RMW)					DMAR3	DMAR2	DMAR1	DMAR0
							R/W			
							0	0	0	0
							DMA request			

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. Data setting for these registers is done by an "LDC cr,r" instruction.



Not Recommended for New Design

(4) Detailed description of the transfer mode register



Note: When setting a value in this register, write 0 to the upper 3 bits.

			Number of Transfer Bytes	Mode Description	Number of Execution States	Minimum Execution Time at fc = 36 MHz
000 (Fixed)	000	00	Byte transfer	Transfer destination address INC mode ..... I/O to memory (DMADn+) ← (DMASn) DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	8 states	444 ns
		01	Word transfer			
		10	4-byte transfer		12 states	667 ns
	001	00	Byte transfer	Transfer destination address DEC mode ..... I/O to memory (DMADn−) ← (DMASn) DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	8 states	444 ns
		01	Word transfer			
		10	4-byte transfer		12 states	667 ns
	010	00	Byte transfer	Transfer source address INC mode ..... Memory to I/O (DMADn) ← (DMASn+) DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	8 states	444ns
		01	Word transfer			
		10	4-byte transfer		12 states	667 ns
	011	00	Byte transfer	Transfer source address DEC mode ..... Memory to I/O (DMADn) ← (DMASn−) DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	8 states	444ns
		01	Word transfer			
		10	4-byte transfer		12 states	667 ns
	100	00	Byte transfer	Fixed address mode ..... I/O to I/O (DMADn) ← (DMASn−) DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	8 states	444 ns
		01	Word transfer			
		10	4-byte transfer		12 states	667 ns
	101	00	Counter mode .....For counting number of times interrupt is generated. DMASn ← DMASn + 1 DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.		5 states	278 ns

Note 1: "n" is the corresponding micro DMA channels 0 to 3.

DMADn+/DMASn+: Post-increment (Increment register value after transfer)
DMADn−/DMASn−: Post-decrement (Decrement register value after transfer)
The I/Os in the table mean fixed address and the memory means increment (INC) or decrement (DEC) addresses.

Note 2: Execution time is under the condition of:
16-bit bus width (both translation and destination address area)/0 waits/
fc = 36 MHz/selected high-frequency mode (fc × 1)

Note 3: Do not use an undefined code for the transfer mode register except for the defined codes listed in the above table.

Not Recommended for New Design

3.5.3 Interrupt Controller Operation

The block diagram in Figure 3.5.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 26 interrupt channels there is an interrupt request flag (Consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to zero in the following cases:

- When reset occurs
- When the CPU reads the channel vector after accepted its interrupt
- When executing an instruction that clears the interrupt (Write micro DMA start vector to INTCLR register)
- When the CPU receives a micro DMA request (when micro DMA is set)
- When the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTE0AD or INTE12). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupts (NMI pin interrupts and watchdog timer interrupts) are fixed at 7. If interrupt request with the same level are generated at the same time, the default priority (The interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simulateous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the status register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 (+1) in the CPU SR <IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has registers (4 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.5.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g., DMAS and DMAD) prior to the micro DMA processing.

Not Recommended for New Design



Figure 3.5.3 Block Diagram of Interrupt Controller

Not Recommended for New Design

(1) Interrupt priority setting registers

Symbol	Name	Address	7	6	5	4	3	2	1	0
INTE0AD	INTE0 & INTAD enable	90H	INTAD				INT0			
			IADC	IADM2	IADM1	IADM0	I0C	I0M2	I0M1	I0M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
INTE12	INT1 & INT2 enable	91H	INT2				INT1			
			I2C	I2M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
INTE34	INT3 & INT4 enable	92H	INT4				INT3			
			I4C	I4M2	I4M1	I4M0	I3C	I3M2	I3M1	I3M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
INTE5	INT5 enable	93H					INT5			
							I5C	I5M2	I5M1	I5M0
							R	R/W		
							0	0	0	0
INTETA01	INTTA0 & INTTA1 enable	95H	INTTA1 (TMRA1)				INTTA0 (TMRA0)			
			ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
INTETA23	INTTA2 & INTTA3 enable	96H	INTTA3 (TMRA3)				INTTA2 (TMRA2)			
			ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
INTETA45	INTTA4 & INTTA5 enable	97H	INTTA5 (TMRA5)				INTTA4 (TMRA4)			
			ITA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0

IxxM2	IxxM1	IxxM0	Function (Write)
0	0	0	Disables interrupt requests
0	0	1	Sets interrupt priority level to 1
0	1	0	Sets interrupt priority level to 2
0	1	1	Sets interrupt priority level to 3
1	0	0	Sets interrupt priority level to 4
1	0	1	Sets interrupt priority level to 5
1	1	0	Sets interrupt priority level to 6
1	1	1	Disables interrupt requests

Not Recommended for New Design

Symbol	Name	Address	7	6	5	4	3	2	1	0
INTETB0	Interrupt enable TMRB0	99H	INTTB01 (TMRB0)				INTTB00 (TMRB0)			
			ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
INTETB0V	Interrupt enable TMRB0V (overflow)	9BH	(Reserved)				INTTBOF0 (overflow)			
							ITF0C	ITF0M2	ITF0M1	ITF0M0
							R	R/W		
							0	0	0	0
INTES0	Interrupt enable serial 0	9CH	INTTX0				INTRX0			
			ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
INTES1	Interrupt enable serial 1	9DH	INTTX1				INTRX1			
			ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
INTETC01	INTTC0 & INTTC1 enable	A0H	INTTC1				INTTC0			
			ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
INTETC23	INTTC2 & INTTC3 enable	A1H	INTTC3				INTTC2			
			ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0



IxxM2	IxxM1	IxxM0	Function (Write)
0	0	0	Disables interrupt requests
0	0	1	Sets interrupt priority level to 1
0	1	0	Sets interrupt priority level to 2
0	1	1	Sets interrupt priority level to 3
1	0	0	Sets interrupt priority level to 4
1	0	1	Sets interrupt priority level to 5
1	1	0	Sets interrupt priority level to 6
1	1	1	Disables interrupt requests

Not Recommended for New Design

(2) External interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
IIMC0	Interrupt input mode control 0	8CH (Prohibit RMW)	–	I2EDGE	I2LE	I1DGE	I1LE	I0EDGE	I0LE	NMIREE
			W							
			0	0	0	0	0	0	0	0
			Write “0”.	INT2EDGE 0: Rising 1: Falling	INT2EDGE 0: Edge 1: Level	INT1EDGE 0: Rising 1: Falling	INT1EDGE 0: Edge 1: Level	INT0EDGE 0: Rising 1: Falling	INT0 0: Edge 1: Level	1: Operates even on rising + falling edge of $\overline{NMI}$

INT2 level enable

0	Edge detect INT
1	H Level INT

INT1 level enable

0	Edge detect INT
1	H Level INT

INT0 level enable

0	Edge detect INT
1	H Level INT

NMI rising edge enable

0	INT request generation at falling edge
1	INT request generation at rising/falling edge

Symbol	Name	Address	7	6	5	4	3	2	1	0
IIMC1	Interrupt input mode control1	8DH (Prohibit RMW)		I5EDGE	I5LE	I4EDGE	I4LE	I3EDGE	I3LE	
				W						
				0	0	0	0	0	0	
				INT5EDGE 0: Rising 1: Falling	INT5 0: Edge 1: Level	INT4EDGE 0: Rising 1: Falling	INT4 0: Edge 1: Level	INT3EDGE 0: Rising 1: Falling	INT3 0: Edge 1: Level	

INT5 level enable

0	Edge detect INT
1	H Level INT

INT4 level enable

0	Edge detect INT
1	H Level INT

INT3 level enable

0	Edge detect INT
1	H Level INT

When switching IIMC0 and IIMC1 registers, first every FC registers in port which built-in INT function set to 0.

Not Recommended for New Design

Setting functions on external interrupt pins

Interrupt Pin	Mode	Setting Method
NMI	Falling edge	<NMIREE> = 0
	Both falling and rising edges	<NMIREE> = 1
INT0	Rising edge	<I0LE> = 0, <I0EDGE> = 0
	Falling edge	<I0LE> = 0, <I0EDGE> = 1
	High level	<I0LE> = 1, <I0EDGE> = 0
	Low level	<I0LE> = 1, <I0EDGE> = 1
INT1	Rising edge	<I1LE> = 0, <I1EDGE> = 0
	Falling edge	<I1LE> = 0, <I1EDGE> = 1
	High level	<I1LE> = 1, <I1EDGE> = 0
	Low level	<I1LE> = 1, <I1EDGE> = 1
INT2	Rising edge	<I2LE> = 0, <I2EDGE> = 0
	Falling edge	<I2LE> = 0, <I2EDGE> = 1
	High level	<I2LE> = 1, <I2EDGE> = 0
	Low level	<I2LE> = 1, <I2EDGE> = 1
INT3	Rising edge	<I3LE> = 0, <I3EDGE> = 0
	Falling edge	<I3LE> = 0, <I3EDGE> = 1
	High level	<I3LE> = 1, <I3EDGE> = 0
	Low level	<I3LE> = 1, <I3EDGE> = 1
INT4	Rising edge	<I4LE> = 0, <I4EDGE> = 0
	Falling edge	<I4LE> = 0, <I4EDGE> = 1
	High level	<I4LE> = 1, <I4EDGE> = 0
	Low level	<I4LE> = 1, <I4EDGE> = 1
INT5	Rising edge	<I5LE> = 0, <I5EDGE> = 0
	Falling edge	<I5LE> = 0, <I5EDGE> = 1
	High level	<I5LE> = 1, <I5EDGE> = 0
	Low level	<I5LE> = 1, <I5EDGE> = 1

(3) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.5.1, to the register INTCLR.

For example, to clear the interrupt flag INT0, perform the following register operation after execution of the DI instruction.

INTCLR ← 0AH Clears interrupt request flag INT0.

Symbol	Name	Address	7	6	5	4	3	2	1	0
INTCLR	Interrupt clear control	88H (Prohibit RMW)			CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
					W					
					0	0	0	0	0	0
					Interrupt vector					

Not Recommended for New Design

(4) Micro DMA start vector registers

These registers assign micro DMA processing to sets which source corresponds to DMA. The interrupt source whose micro DMA start vector value matches the vector set in one of these registers is designated as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, in order for micro DMA processing to continue, the micro DMA start vector register must be set again during processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the lowest numbered channel takes priority.

Accordingly, if the same vector is set in the micro DMA start vector registers for two different channels, the interrupt generated on the lower-numbered channel is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel has not been set in the channel's micro DMA start vector register again, micro DMA transfer for the higher-numbered channel will be commenced. (This process is known as micro DMA chaining.)

Symbol	Name	Address	7	6	5	4	3	2	1	0
DMA0V	DMA0 start vector	80H			DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
					R/W					
					0	0	0	0	0	0
					DMA0 start vector					
DMA1V	DMA1 start vector	81H			DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
					R/W					
					0	0	0	0	0	0
					DMA1 start vector					
DMA2V	DMA2 start vector	82H			DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
					R/W					
					0	0	0	0	0	0
					DMA2 start vector					
DMA3V	DMA3 start vector	83H			DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
					R/W					
					0	0	0	0	0	0
					DMA3 start vector					

(5) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches zero. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

Symbol	Name	Address	7	6	5	4	3	2	1	0
DMAR	DMA software request register	89H (Prohibit RMW)					DMAR3	DMAR2	DMAR1	DMAR0
							R/W	R/W	R/W	R/W
							0	0	0	0
							1: DMA software request			
DMAB	DMA burst register	8AH					DMAB3	DMAB2	DMAB1	DMAB0
							R/W			
							0	0	0	0
							1:DMA burst request			

Not Recommended for New Design

(6) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore if, immediately before an interrupt is generated, the CPU fetches an instruction which clears the corresponding interrupt request flag (Note), the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0008H and jump to interrupt vector address FFFF08H.

To avoid the avobe problem, place instructions that clear interrupt request flags after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 1 instructions (ex. "NOP" * 1 time). If placed EI instruction without waiting NOP instruction after execution of clearing instruction, interrupt will be enable before request flag is cleared.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, take care as the following 2 circuits are exceptional and demand special attention.

INT0 to INT5 level mode	In level mode INT0 is not an edge-triggered interrupt. Hence, in level mode the interrupt request flip-flop for INT0 does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically.

	(For example: In case of INT0)
	If the CPU enters the interrupt response sequence as a result of INT0 going from 0 to 1, INT0 must then be held at 1 until the interrupt response sequence has been completed. If INT0 is set to level mode so as to release a halt state, INT0 must be held at 1 from the time INT0 changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INT0 to revert to 0 before the halt state has been released.)
	When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence.
	DI
	LD (IIMC0), 00H; Switches interrupt input mode from level mode to edge mode.
	LD (INTCLR), 0AH; Clears interrupt request flag.
	NOP ; Wait EI instruction
	EI

INTRX	The interrupt request flip-flop can only be cleared by a reset or by reading the Serial Channel Receive Buffer. It cannot be cleared by writing INTCLR register.

Note: The following instructions or pin input state changes are equivalent to instructions which clear the interrupt request flag.

INT0 to INT5: Instructions which switch to level mode after an interrupt request has been generated in edge mode.
The pin input changes from high to low after an interrupt request has been generated in level mode. (H → L)

INTRX: Instructions which read the receive buffer.

Not Recommended for New Design

3.6 Port Functions

The TMP91C829 features 53 bit settings which relate to the various I/O ports.

As well as general-purpose I/O port functionality, the port pins also have I/O functions which relate to the built-in CPU and internal I/Os. Table 3.6.1 lists the functions of each port pin. Table 3.6.2 lists the I/O registers and their specifications.

Table 3.6.1 Port Functions (R: ↑ = with programmable pull-up resistor)

Port Name	Pin Name	Number of Pins	Direction	R	Direction Setting Unit	Pin Name for Internal Function
Port 1	P10 to P17	8	I/O	–	Bit	D8 to D15
Port 2	P20 to P27	8	Output	–	Bit	A16 to A23
Port 5	P53	1	I/O	↑	Bit	$\overline{\text{BUSRQ}}$
	P54	1	I/O	↑	Bit	$\overline{\text{BUSAK}}$
	P55	1	I/O	↑	Bit	$\overline{\text{WAIT}}$
	P56	1	I/O	↑	Bit	INT0
Port 6	P60	1	Output	–	Bit	$\overline{\text{CS0}}$
	P61	1	Output	–	Bit	$\overline{\text{CS1}}$
	P62	1	Output	–	Bit	$\overline{\text{CS2}}$
	P63	1	Output	–	Bit	$\overline{\text{CS3}}$
Port 7	P70	1	I/O	–	Bit	TA0IN/INT1
	P71	1	I/O	–	Bit	TA1OUT
	P72	1	I/O	–	Bit	TA3OUT/INT2
	P73	1	I/O	–	Bit	TA4IN/INT3
	P74	1	I/O	–	Bit	TA5OUT
	P75	1	I/O	–	Bit	INT4
Port 8	P80	1	I/O	↑	Bit	TXD0
	P81	1	I/O	↑	Bit	RXD0
	P82	1	I/O	↑	Bit	SCLK0/ $\overline{\text{CTS0}}$
	P83	1	I/O	↑	Bit	$\overline{\text{STS0}}$
	P84	1	I/O	↑	Bit	TXD1
	P85	1	I/O	↑	Bit	RXD1
	P86	1	I/O	↑	Bit	SCLK1/ $\overline{\text{CTS1}}$
	P87	1	I/O	↑	Bit	$\overline{\text{STS1}}$
Port 9	P90	1	I/O	–	Bit	INT5
	P93	1	I/O	–	Bit	TB0IN0
	P94	1	I/O	–	Bit	TB0IN1
	P95	1	I/O	–	Bit	TB0OUT0
	P96	1	I/O	–	Bit	TB0OUT1
Port A	PA3	1	Input	–	(Fixed)	$\overline{\text{ADTRG}}$
	PA0 to PA7	7	Input	–	(Fixed)	AN0 to AN7
Port Z	PZ2	1	I/O	↑	Bit	$\overline{\text{HWR}}$
	PZ3	1	I/O	↑	Bit	

Not Recommended for New Design

Table 3.6.2 I/O Registers and Their Specifications (1/2)

Port	Name	Specification	I/O Registers		
			Pn	PnCR	PnFC
Port 1	P10 to P17	Input port	X	0	0
		Output port	X	1	0
		D8 to D15 bus	X	1	1
Port 2	P20 to P27	Output port	X	1	0
		A16 to A23 output	X	1	1
Port Z	PZ2	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	X	1	0
		$\overline{HWR}$ output	X	1	1
	PZ3	Input port (without PU)	0	0	None
		Input port (with PU)	1	0	
		Output port	X	1	
Port 5	P53	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	X	1	0
		$\overline{BUSRQ}$ input (without PU)	0	0	1
		$\overline{BUSRQ}$ input (with PU)	1	0	1
	P54	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	X	1	0
		BUSAK output	X	1	1
	P55	Input port/WAIT input (without PU)	0	0	None
		Input port/WAIT input (with PU)	1	0	
		Output port	X	1	
	P56	Input port/INT0 input (without PU)	0	0	1
		Input port/INT0 input (with PU)	1	0	1
		Output port	X	1	0
Port 6	P60 to P63	Output port	X	None	0
	P60	$\overline{CS0}$ output	X		1
	P61	$\overline{CS1}$ output	X		1
	P62	$\overline{CS2}$ output	X		1
	P63	$\overline{CS3}$ output	X		1
Port 7	P70 to P75	Input port	X	0	0
		Output port	X	1	0
	P70	TA0IN input	X	0	None
		INT1 input	X	0	1
	P71	TA1OUT output	X	1	1
	P72	TA3OUT output	X	1	1
		INT2 input	X	0	1
	P73	TA4IN input	X	0	None
		INT3 input	X	0	1
	P74	TA5OUT output	X	1	1
	P75	INT4 input	X	0	1

X: Don't care

Not Recommended for New Design

Table 3.6.3 I/O Registers and Their Specifications (2/2)

Port	Name	Specification	I/O Registers		
			Pn	PnCR	PnFC
Port 8	P80	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	X	1	0
		TXD0 output	X	1	1
	P81	Input port/RXD0 input (without PU)	0	0	None
		Input port/RXD0 input (with PU)	1	0	
		Output port	X	1	
	P82	Input port/SCLK0/CTS0 input (without PU)	0	0	0
		Input port/SCLK0/CTS0 input (with PU)	1	0	0
		Output port	X	1	0
		SCLK0 output	X	1	1
	P83	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	X	1	0
		$\overline{STS0}$ output	X	1	1
	P84	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	X	1	0
		TXD1 output	X	1	1
	P85	Input port/RXD1 input (without PU)	0	0	None
		Input port/RXD1 input (with PU)	1	0	
		Output port	X	1	
	P86	Input port/SCLK1/CTS1 input (without PU)	0	0	0
		Input port/SCLK1/CTS1 input (with PU)	1	0	0
		Output port	X	1	0
		SCLK1 output	X	1	1
	P87	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	X	1	0
		$\overline{STS1}$ output	X	1	1
Port 9	P90	Input port	X	0	0
		Output port	X	1	0
		INT5 input	X	0	1
	P93 to P96	Input port	X	0	None
		Output port	X	1	
	P93	TB0IN0 input	X	0	
	P94	TB0IN1 input	X	0	
	P95	TB0OUT0 output	X	1	1
	P96	TB0OUT1 output	X	1	1
Port A	PA3	Input port	X	None	
		$\overline{ADTRG}$ input	X		
	PA0 to PA7	Input port	X		
		AN0 to AN7	X		

X: Don't care

Note 1: When PA1 to PA4 are used as AD converter input channels, a 3-bit field in the AD mode control register ADMOD1<ADCH2:0> is used to select the channel.

Note 2: When PA0 is used as the $\overline{ADTRG}$ input, ADMOD1<ADTRGE> is used to enable external trigger input.

Not Recommended for New Design

After a reset the port pins listed below function as general-purpose I/O port pins.

A reset sets I/O pins which can be programmed for either input or output to be input port pins.

Setting the port pins for internal function use must be done in software.

Note about bus release and programmable pull-up I/O port pins

When the bus is released (e.g., when $\overline{BUSAK}$ = 0), the output buffers for D0 to D15, A0 to A23, and the control signals ($\overline{RD}$, $\overline{WR}$, $\overline{HWR}$ and $\overline{CS0}$ to $\overline{CS3}$) are off and are set to high-impedance.

However, the output of built-in programmable pull-up resistors are kept before the bus is released. These programmable pull-up resistors can be selected on/off by programmable when they are used as the input ports.

When they are used as output ports, they cannot be turned on/off in software.

Table 3.6.4 shows the pin states after the bus has been released.

Table 3.6.4 Pin States (after bus release)

Pin Names	Pin State (after bus release)	
	Used as Port	Used for Function
P10 to P17 (D8 to D15)	Unchanged (e.g., not set to high-impedance (High-Z))	High-impedance (High-Z)
P20 to P27 (A16 to 23)	Unchanged (e.g., not set to high-impedance (High-Z))	First all bits are set high, then they are set to high-impedance (High-Z).
$\overline{RD}$ $\overline{WR}$	↑	↑
PZ2 ($\overline{HWR}$)	↑	The output buffer is set to off. The programmable pull-up resistor is set to on irrespective of the output latch.
P60 ($\overline{CS0}$) P61 ($\overline{CS1}$) P62 ($\overline{CS2}$) P63 ($\overline{CS3}$)	↑	↑

Not Recommended for New Design

Figure 3.6.1 shows an example external interface circuit when the bus release function is used.

When the bus is released, neither the internal memory nor the internal I/O can be accessed. However, the internal I/O continues to operate. As a result, the watchdog timer also continues to run. Therefore, the bus release time must be taken into account and care must be taken when setting the detection time for the WDT.



Figure 3.6.1 Interface Circuit Example (Using bus release function)

The above circuit is necessary to set the signal level when the bus is released.

A reset sets ($\overline{RD}$) and ($\overline{WR}$), P60 ($\overline{CS0}$), P61 ($\overline{CS1}$), P62 ($\overline{CS2}$), P63 ($\overline{CS3}$) to output, and PZ2 ($\overline{HWR}$) and P54 ($\overline{BUSAK}$) to input with pull-up resistor.

Not Recommended for New Design

3.6.1 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P1CR. Resetting, the control register P1CR to 0 and sets port 1 to input mode.

In addition to functioning as a general-purpose I/O port, port 1 can also function as an address data bus (D8 to D15).

In case of AM1 = 0, and AM = 1 (outside 16-bit data bus), port 1 always functions as the data bus (D8 to D15) irrespective of the setting in P1CR control register.



Figure 3.6.2 Port 1

Port 1 Register

		7	6	5	4	3	2	1	0
P1 (0001H)	Bit symbol	P17	P16	P15	P14	P13	P12	P11	P10
	Read/Write	R/W							
	After reset	Data from external port (Output latch register is cleared to 0.)							

Port 1 Control Register

		7	6	5	4	3	2	1	0
P1CR (0004H)	Bit symbol	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
	Read/Write	W							
	After reset (Note)	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
	Function	0: Input 1: Output							

Note1: Read-modify-write is prohibited for P1CR.

Note2: It is set to “Port” or “Data bus” by AM pins state.

Port 1 I/O setting

0	Input
1	Output

Figure 3.6.3 Register for Port 1

Not Recommended for New Design

3.6.2 Port 2 (P20 to P27)

Port 2 is an 8-bit output port. In addition to functioning as a output port, port 2 can also function as an address bus (A16 to A23).

Each bit can be set individually for address bus using the function register P2FC. Resetting sets all bits of the function register P2FC to 1 and sets port 2 to address bus.



Figure 3.6.4 Port 2

Port 2 Register

		7	6	5	4	3	2	1	0
P2 (0006H)	Bit symbol	P27	P26	P25	P24	P23	P22	P21	P20
	Read/Write	R/W							
	After reset	1	1	1	1	1	1	1	1

Port 2 Function Register

		7	6	5	4	3	2	1	0
P2FC (0009H)	Bit symbol	P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
	Read/Write	W							
	After reset	1	1	1	1	1	1	1	1
	Function	0: Port 1: Address bus (A23 to A16)							

Note: Read-modify-write is prohibited for P2FC.

Figure 3.6.5 Register for Port 2

Not Recommended for New Design

3.6.3 Port 5 (P53 to P56)

Port 5 is an 4-bit general-purpose I/O port. I/O is set using control register P5CR and P5FC. Resetting resets all bits of the output latch P5 to 1, the control register P5CR and the function register P5FC to 0 and sets P52 to P56 to input mode with pull-up register.

In addition to functioning as a general-purpose I/O port, port 5 also functions as I/O for the CPU's control/status signal.



Figure 3.6.6 Port 53

Not Recommended for New Design



Figure 3.6.7 Port 54



Figure 3.6.8 Port 55

Not Recommended for New Design



Figure 3.6.9 Port 56

Not Recommended for New Design

Port 5 Register

P5 (000DH)

	7	6	5	4	3	2	1	0
Bit symbol		P56	P55	P54	P53			
Read/Write		R/W						
After reset		Data from external port (Output latch register is set to 1.)						
Function		0(Output latch register): Pull-up resistor OFF 1(Output latch register): Pull-up resistor ON						

Port 5 Control Register

P5CR (0010H)

	7	6	5	4	3	2	1	0
Bit symbol		P56C	P55C	P54C	P53C			
Read/Write		W						
After reset		0	0	0	0			
Function		0: Input 1: Output						

I/O setting

0	Input
1	Output

Port 5 Function Register

P5FC (0011H)

	7	6	5	4	3	2	1	0
Bit symbol		P56F		P54F	P53F			
Read/Write		W		W				
After reset		0		0	0			
Function		0: Port 1: INT0 input		0: Port 1: $\overline{\text{BUSAK}}$	0: Port 1: $\overline{\text{BUSRQ}}$			

Note 1: Read-modify-write is prohibited for register P5CR, P5FC.

Note 2: When port 5 is used in the input mode, P5 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.

Note 3: When P55 pin is used as a $\overline{\text{WAIT}}$ pin, set P5CR<P55C> to 0 and chip select/WAIT control register <BnW2:0> to 010.

Figure 3.6.10 Register for Port 5

Not Recommended for New Design

3.6.4 Port 6 (P60 to P63)

Port 6 is a 4-bit output port. When reset, the P62 latch is cleared to 0 while the P60 to P63 output latches are set to 1.

In addition to functioning as an output port, this port can output standard chip select signals ($\overline{CS0}$ to $\overline{CS3}$). These settings are made by using the P6FC register. When reset, the P6FC register has all of its bits cleared to 0, so that the port is set for output mode.



Figure 3.6.11 Port 60, 61, 63



Figure 3.6.12 Port 62

Not Recommended for New Design

Port 6 Register

P6 (0012H)	7	6	5	4	3	2	1	0
Bit symbol					P63	P62	P61	P60
Read/Write					R/W			
After reset					1	0	1	1

Port 6 Function Register

P6FC (0015H)	7	6	5	4	3	2	1	0
Bit symbol					P63F	P62F	P61F	P60F
Read/Write					W			
After reset					0	0	0	0
Function					0: Port 1 1: $\overline{CS}$			

Note: Read-modify-write is prohibited for the registers P6FC.



Figure 3.6.13 Register for Port 6

Not Recommended for New Design

3.6.5 Port 7 (P70 to P75)

Port 7 is a 6-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets port 7 to be an input port. In addition to functioning as a general-purpose I/O port, the individual port can also have the following functions: Port 70 and 73 can function as the inputs TA0IN and TA4IN to the 8-bit timer, and port 71, 72 and 74 can function as the 8-bit timer outputs TA1OUT, TA3OUT and TA5OUT. For each of the output pins, timer output can be enabled by writing a 1 to the corresponding bit in the port 7 function register (P7FC).

Resetting resets all bits of the registers P7CR and P7FC to 0, and sets all bits to be input port pins.



Figure 3.6.14 Port 70, 73, 75

Not Recommended for New Design



Figure 3.6.15 Port 71, 74



Figure 3.6.16 Port 72

Not Recommended for New Design

Port 7 Register

P7 (0013H)

	7	6	5	4	3	2	1	0
Bit symbol			P75	P74	P73	P72	P71	P70
Read/Write			R/W					
After reset			Data from external port (Output latch register is set to 1.)					

Port 7 Control Register

P7CR (0016H)

	7	6	5	4	3	2	1	0
Bit symbol			P75C	P74C	P73C	P72C	P71C	P70C
Read/Write			W					
After reset			0	0	0	0	0	0
Function			0: Input 1: Output					

Port 7 I/O setting

0	Input
1	Output

Port 6 Function Register

P7FC (0017H)

	7	6	5	4	3	2	1	0
Bit symbol		P72F2	P75F	P74F	P73F	P72F1	P71F	P70F
Read/Write		W	W		W	W		W
After reset		0	0	0	0	0	0	0
Function		0: Port 1: INT2 input	0: Port 1: INT4 input	0: Port 1: TA5OUT	0: Port 1: INT3 input	0: Port 1: TA3OUT	0: Port 1: TA1OUT	0: Port 1: INT1 input

Note: Read-modify-write is prohibited for the registers P7CR and P7FC.

Setting P71 as timer output 1

P7FC<P71F>	1
P7CR<P71C>	1

Setting P72 as timer output 3

P7FC<P72F1>	1
P7CR<P72C>	1

Setting P74 as timer output 5

P7FC<P74F>	1
P7CR<P74C>	1

Not Recommended for New Design

Figure 3.6.17 Register for Port 7

3.6.6 Port 8 (P80 to P87)

Port 80 to 87 constitute a 8-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets P80 to P87 to be an input port. It also sets all bits of the output latch register to 1.

In addition to functioning as general-purpose I/O port, P80 to P87 can also function as the I/O for serial channels 0. These function can be enabled for I/O by writing a 1 to the corresponding bit of the port 8 function register (P8FC).

Resetting resets all bits of the registers P8CR and P8FC to 0 and sets all bits to be input port (with pull-up resistors).

(1) Port 80 (TXD0), 84 (TXD1)

As well as functioning as I/O port, port 80, 84 can also function as serial channel TXD output pins.

These port feature a programmable open-drain function.



Figure 3.6.18 Port 80, 84

Not Recommended for New Design

(2) Port 81 (RXD0), 85 (RXD1)

Port 81, 85 are I/O port and can also be used as RXD input pin for the serial channels.



Figure 3.6.19 Port 81, 85

(3) Port 82 ($\overline{CTS0}$/SCLK0), 86 ($\overline{CTS1}$/SCLK1)

Port 82, 86 are I/O port and can also be used as the $\overline{CTS}$ input pins or SCLK I/O pins for the serial channels.



Figure 3.6.20 Port 82, 86

Not Recommended for New Design

(4) Port 83 ($\overline{STS0}$), 87 ($\overline{STS1}$)

Port 83, 87 are I/O port and can also be used as $\overline{STS}$ output for the received data request signal.



Figure 3.6.21 Port 83, 87

Not Recommended for New Design

Port 8 Register

P8 (0018H)

	7	6	5	4	3	2	1	0
Bit symbol	P87	P86	P85	P84	P83	P82	P81	P80
Read/Write	R/W							
After reset	Data from external port (Output latch register is set to 1.)							
Function	0(Output latch register) : Pull-up resistor OFF 1(Output latch register): Pull-up resistor ON							

Port 8 Control Register

P8CR (001AH)

	7	6	5	4	3	2	1	0
Bit symbol	P87C	P86C	P85C	P84C	P83C	P82C	P81C	P80C
Read/Write	W							
After reset	0	0	0	0	0	0	0	0
Function	0: Input 1: Output							

→ Port 8 I/O setting

0	Input
1	Output

Port 8 Function Register

P8FC (001BH)

	7	6	5	4	3	2	1	0
Bit symbol	P87F	P86F		P84F	P83F	P82F		P80F
Read/Write	W	W		W	W	W		W
After reset	0	0		0	0	0		0
Function	0: Port 1: $\overline{STS1}$ output	0: Port 1: SCLK1 output		0: Port 1: TXD1 output	0: Port 1: $\overline{STS0}$ output	0: Port 1: SCLK0 output		0: Port 1: TXD0 input

→ To set P80, 84 for TXD0, TXD1 output

P8FC<P80F><P84F>	1
P8CR<P80C><P84C>	1

→ To set P82, P86 for SCLK0, SCLK1 output

P8FC<P82F><P86F>	1
P8CR<P82C><P86C>	1

→ To set P83, P87 for $\overline{STS0}$, $\overline{STS1}$ output

P8FC<P83F><P87F>	1
P8CR<P83C><P87C>	1

Note 1: Read-modify-write is prohibited for the registers P8CR and P8FC.

Note 2: Writing 1 to bit0 of the ODE register sets the TXD0, 1 pin to be open drain.

No register is provided for switching between the I/O port and RXD input functions of the P81/RXD0, P85/RXD1 pin. Hence, when port 8 is used as an input port, the serial data input signals received on those pins are also input to the SIO.

Not Recommended for New Design

Figure 3.6.22 Register for Port 8

3.6.7 Port 9 (P90, P93 to P96)

Port 9 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output, Resetting sets port 9 to be an input port, it also sets all bits in the output latch register P9 to 1. In addtion to functioning as a general-purpose I/O port, the various pins of port 9 can also function as the clock input for the 16-bit timer flipflop putput, on as input INT5. These functions cn be enabled by writing a 1 to the corresponding bits in the port 9 function registers (P9FC).

(1) P90



Figure 3.6.23 Port 90

Not Recommended for New Design

(2) P93 to P96



Figure 3.6.24 Port P93 to P96

Not Recommended for New Design

Port 9 Register

P9 (0019H)

	7	6	5	4	3	2	1	0
Bit symbol		P96	P95	P94	P93			P90
Read/Write		R/W						R/W
After reset		Data from external port (Output latch register is set to 1.)						Data from external port (Output latch register is set to 1.)

Port 9 Control Register

P9CR (001CH)

	7	6	5	4	3	2	1	0
Bit symbol		P96C	P95C	P94C	P93C			P90C
Read/Write		W						W
After reset		0	0	0	0			0
Function		0: Input 1: Output						0: Input 1: Output

Port 9 I/O setting

0	Input
1	Output

Port 9 Function Register

P9FC (001DH)

	7	6	5	4	3	2	1	0
Bit symbol		P96F	P95F					P90F
Read/Write		W	W					W
After reset		0	0					0
Function		0: Port 1: TB0OUT1	0: Port 1: TB0OUT0					0: Port 1: INT5 input

To set P95 for timer 8 output

1	P9FC<P95F>
1	P9CR<P95C>

To set P96 for timer 9 output

1	P9FC<P96F>
1	P9CR<P96C>

Note: Read-modify-write is prohibited for the registers P9CR and P9FC.

Not Recommended for New Design

Figure 3.6.25 Register for Port 9

3.6.8 Port A (PA0 to PA7)

Port A is an 8-bit input port and can also be used as the analog input pins for the internal AD converter.



Figure 3.6.26 Port A

Port A Register

		7	6	5	4	3	2	1	0
PA (0019H)	Bit symbol	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
	Read/Write	R							
	After reset	Data from external port.							

Note: The input channel selection of AD converter and the permission of ADTRG input are set by AD converter mode register ADMOD1.

Figure 3.6.27 Register for Port A

Not Recommended for New Design

3.6.9 Port Z (PZ2, PZ3)

Port Z is a 4-bit general-purpose I/O port. I/O is set using control register PZCR and PZFC. Resetting resets all bits of the output latch PZ to 1, the control register PZCR and the function register PZFC to 0 and sets PZ2 and PZ3 to input mode with pull-up register.

In addition to functioning as a general-purpose I/O port. Port Z also functions as I/O for the CPU's control/status signal.



Figure 3.6.28 Port Z2



Figure 3.6.29 Port Z3

Not Recommended for New Design

Port Z Register

PZ (007DH)

	7	6	5	4	3	2	1	0
Bit symbol					PZ3	PZ2		
Read/Write					R/W			
After reset					Data from external port (Output latch register is set to 1.)			

Port Z Control Register

PZCR (007EH)

	7	6	5	4	3	2	1	0
Bit symbol					PZ3	PZ2		
Read/Write					W			
After reset					0	0		
Function					0: Input 1: Output			

→ Setting port Z as I/O

0	Input
1	Output

Port Z Control Register

PZFC (007FH)

	7	6	5	4	3	2	1	0
Bit symbol						PZ2F		
Read/Write						W		
After reset						0		
Function						0: Port 1: $\overline{HWR}$		

Note: Read-modify –write is prohibited for the registers PZCR and PZFC.

Figure 3.6.30 Register for Port Z

Not Recommended for New Design

3.7 Chip Select/Wait Controller

On the TMP91C829, four user specifiable address areas (CS0 to CS3) can be set. The data bus width and the number of waits can be set independently for each address area (CS0 to CS3 plus any other).

The pins $\overline{CS0}$ to $\overline{CS3}$ (which can also function as P60 to P63) are the respective output pins for the areas CS0 to CS3. When the CPU specifies an address in one of these areas, the corresponding $\overline{CS0}$ to $\overline{CS3}$ pin outputs the chip select signal for the specified address area (in ROM or SRAM). However, in order for the chip select signal to be output, the port 6 function register P6FC must be set. External connection of ROM and SRAM is supported.

The areas CS0 to CS3 are defined by the values in the memory start address registers MSAR0 to MSAR3 and the memory address mask registers MAMR0 to MAMR3.

The chip select/wait control registers B0CS to B3CS and BEXCS should be used to specify the master enable/disable status the data bus width and the number of waits for each address area.

The input pin which controls these states is the bus wait request pin ($\overline{WAIT}$).

3.7.1 Specifying an Address Area

The address areas CS0 to CS3 are specified using the memory start address registers (MSAR0 to MSAR3) and the memory address mask registers (MAMR0 to MAMR3).

During each bus cycle, a compare operation is performed to determine whether or not the address specified on the bus corresponds to a location in one of the areas CS0 to CS3. If the result of the comparison is a match, it indicates that the corresponding CS area is to be accessed. If so, the corresponding $\overline{CS0}$ to $\overline{CS3}$ pin outputs the chip select signal and the bus cycle proceeds according to the settings in the corresponding B0CS to B3CS chip select/wait control register. (See 3.7.2 “Chip Select/Wait Control Registers”.)

Not Recommended for New Design

(1) Memory start address registers

Figure 3.7.1 shows the memory start address registers. The memory start address registers MSAR0 to MSAR3 determine the start addresses for the memory areas CS0 to CS3 respectively. The eight most significant bits (A23 to A16) of the start address should be set in <S23:16>. The 16 least significant bits of the start address (A15 to A0) are fixed to 0. Thus the start address can only be set to lie on a 64-Kbyte boundary, starting from 000000H. Figure 3.7.2 shows the relationship between the value set in the start address register and the start address.

Memory Start Address Registers (for areas CS0 to CS3)

		7	6	5	4	3	2	1	0
MSAR0 (00C8H)/ MSAR1 (00CAH)	Bit symbol	S23	S22	S21	S20	S19	S18	S17	S16
	Read/Write	R/W							
MSAR2 (00CCH)/ MSAR3 (00CEH)	After reset	1	1	1	1	1	1	1	1
	Function	Determines A23 to A16 of start address.							

Sets start addresses for areas CS0 to CS3.

Figure 3.7.1 Memory Start Address Register



Figure 3.7.2 Relationship between Start Address and Start Address Register Value

Not Recommended for New Design

(2) Memory address mask registers

Figure 3.7.3 shows the memory address mask registers. The size of each of the areas CS0 to CS3 can be set by specifying a mask in the corresponding memory address mask register (MAMR0 to MAMR3). Each bit in a memory address mask register (MAMR0 to MAMR3) which is set to 1 masks the corresponding bit of the start address which has been set in the corresponding memory start address register (MSAR0 to MSAR3). The compare operation used to determine whether or not a bus address is in one of the areas CS0 to CS3 only compares address bits for which a 0 has been set in the corresponding bit position in the corresponding memory address mask register.

Also, the address bits which each memory address mask register can mask vary from register to register; hence, the possible size settings for the areas CS0 to CS3 differ accordingly.

Memory Address Mask Register (for CS0 area)

		7	6	5	4	3	2	1	0
MAMR0 (00C9H)	Bit symbol	V20	V19	V18	V17	V16	V15	V14 to 9	V8
	Read/Write	R/W							
	After reset	1	1	1	1	1	1	1	1
	Function	Sets size of CS0 area. 0: Used for address compare							

Range of possible settings for CS0 area size: 256 bytes to 2 Mbytes.

Memory Address Mask Register (CS1)

		7	6	5	4	3	2	1	0
MAMR1 (00CBH)	Bit symbol	V21	V20	V19	V18	V17	V16	V15 to 9	V8
	Read/Write	R/W							
	After reset	1	1	1	1	1	1	1	1
	Function	Sets size of CS1 area. 0: Used for address compare							

Range of possible settings for CS1 area size: 256 bytes to 4 Mbytes.

Memory Address Mask Register (CS2, CS3)

		7	6	5	4	3	2	1	0
MAMR2 (00CDH)/ MAMR3 (00CFH)	Bit symbol	V22	V21	V20	V19	V18	V17	V16	V15
	Read/Write	R/W							
	After reset	1	1	1	1	1	1	1	1
	Function	Sets size of CS2 or CS3 area. 0: Used for address compare							

Range of possible settings for CS2 and CS3 area sizes: 32 Kbytes to 8 Mbytes.

Figure 3.7.3 Memory Address Mask Registers

Not Recommended for New Design

(3) Setting memory start addresses and address areas

Figure 3.7.4 shows an example in which CS0 is specified to be a 64-Kbyte address area starting at 010000H.

First, MSAR0<S23:16>, the eight most significant bits of the start address register and which correspond to the memory start address, are set to 01H. Next, based on the desired CS0 area size, the difference between the start address and the end address (01FFFFH) is calculated. Bits 20 to 8 of this result constitute the mask value for the desired CS0 area size. Setting this value in MAMR0<V20:8> (Bits 20 to 8 of the memory address mask register) sets the desired area size for CS0. In this example 07H is set in MAMR0, specifying an area size of 64 Kbytes.



Figure 3.7.4 Example Showing How to Set the CS0 Area

A reset sets MSAR0 to MSAR3, and MAMR0 to MAMR3 to FFH. In addition, B0CS<B0E>, B1CS<B1E> and B3CS<B3E> are reset to 0, disabling the CS0, CS1, and CS3 areas. However, since a reset resets B2CS<B2M> to 0 and sets B2CS<B2E> to 1, CS2 is enabled with the address range 003000H to 01F7FFH, 020000H to FFFFFFH. When addresses outside the areas specified as CS0 to CS3 are accessed, the bus width and number of waits specified in BEXCS are used. (See 3.7.2 "Chip Select/Wait Controller".)

Not Recommended for New Design

(4) Address area size specification

Table 3.7.1 shows the valid area sizes for each CS area and indicates which method can be used to make the size setting. A "Δ" indicates that it is not possible to set the area size in question using the memory start address register and memory address mask register. If an area size for a CS area marked "Δ" in the table is to be set, the start address must either be set to 000000H or to a value that is greater than 000000H by an integer multiple of the desired area size.

If the CS2 area is set to 16 Mbytes or if two or more areas overlap, the lowest-numbered CS area has highest priority (e.g., CS0 has a higher priority than any other area).

Example: To set the area size for CS0 to 128 Kbytes:

a. Valid start addresses



b. Invalid start addresses



Table 3.7.1 Valid Area Sizes for Each CS Area

Size (bytes) / CS area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0	○	○	○	○	Δ	Δ	Δ	Δ	Δ		
CS1	○	○		○	Δ	Δ	Δ	Δ	Δ	Δ	
CS2			○	○	Δ	Δ	Δ	Δ	Δ	Δ	Δ
CS3			○	○	Δ	Δ	Δ	Δ	Δ	Δ	Δ

Not Recommended for New Design

3.7.2 Chip Select/Wait Control Registers

Figure 3.7.5 lists the chip select/wait control registers.

The master enable/disable, chip select output waveform, data bus width, and number of wait states for each address area (CS0 to CS3 plus any other) are set in the respective chip select/wait control registers, B0CS to B3CS or BEXCS.

Chip Select/Wait Control Register

		7	6	5	4	3	2	1	0
B0CS (00C0H)	Bit symbol	B0E		B0OM1	B0OM0	B0BUS	B0W2	B0W1	B0W0
	Read/Write	W		W					
Read-modify-write instructions are prohibited.	After reset	0		0	0	0	0	0	0
	Function	0: Disable 1: Enable		Chip select output waveform selection 00: For ROM/SRAM 01: 10: Don't care 11:		Data bus width 0: 16 bits 1: 8 bits	Number of waits 000: 2 waits 001: 1 wait 010: (1 + N) waits 1xx: Reserved 011: 0 waits		
B1CS (00C1H)	Bit symbol	B1E		B1OM1	B1OM0	B1BUS	B1W2	B1W1	B1W0
	Read/Write	W		W					
Read-modify-write instructions are prohibited.	After reset	0		0	0	0	0	0	0
	Function	0: Disable 1: Enable		Chip select output waveform selection 00: For ROM/SRAM 01: 10: Don't care 11:		Data bus width 0: 16 bits 1: 8 bits	Number of waits 000: 2 waits 001: 1 wait 010: (1 + N) waits 1xx: Reserved 011: 0 waits		
B2CS (00C2H)	Bit symbol	B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2	B2W1	B2W0
	Read/Write	W							
Read-modify-write instructions are prohibited.	After reset	1	0	0	0	0	0	0	0
	Function	0: Disable 1: Enable	CS2 area selection 0: 16-Mbyte area 1: CS area	Chip select output waveform selection 00: For ROM/SRAM 01: 10: Don't care 11:		Data bus width 0: 16 bits 1: 8 bits	Number of waits 000: 2 waits 001: 1 wait 010: (1 + N) waits 1xx: Reserved 011: 0 waits		
B3CS (00C3H)	Bit symbol	B3E		B3OM1	B3OM0	B3BUS	B3W2	B3W1	B3W0
	Read/Write	W		W					
Read-modify-write instructions are prohibited.	After reset	0		0	0	0	0	0	0
	Function	0: Disable 1: Enable		Chip select output waveform selection 00: For ROM/SRAM 01: 10: Don't care 11:		Data bus width 0: 16 bits 1: 8 bits	Number of waits 000: 2 waits 001: 1 wait 010: (1 + N) waits 1xx: Reserved 011: 0 waits		
BEXCS (00C7H)	Bit symbol					BEXBUS	BEXW2	BEXW1	BEXW0
	Read/Write					W			
Read-modify-write instructions are prohibited.	After reset					0	0	0	0
	Function					Data bus width 0: 16 bits 1: 8 bits	Number of waits 000: 2 waits 001: 1 wait 010: (1 + N) waits 1xx: Reserved 011: 0 waits		

Master enable bit

0	CS area disable
1	CS area enable

CS2 area selection

0	16-Mbyte area
1	Specified address area

Chip select output waveform selection

00	For ROM/SRAM
01 10 11	Don't care

Data bus width selection

0	16-bit data bus
1	8-bit data bus

Number of address area waits
(See 3.7.2 (3) "Wait control".)

Not Recommended for New Design

Figure 3.7.5 Chip Select/Wait Control Registers

(1) Master enable bits

Bit7 (<B0E>, <B1E>, <B2E>, or <B3E>) of a chip select/wait control register is the master bit which is used to enable or disable settings for the corresponding address area. Writing 1 to this bit enables the settings. A reset disables <B0E>, <B1E> and <B3E> (e.g., sets them to 0) and enables <B2E> (e.g., sets it to 1). Hence after a reset only the CS2 area is enabled.

(2) Data bus width selection

Bit3 (<B0BUS>, <B1BUS>, <B2BUS>, <B3BUS>, or <BEXBUS>) of a chip select/wait control register specifies the width of the data bus. This bit should be set to 0 when memory is to be accessed using a 16-bit data bus, and to 1 when an 8-bit data bus is to be used.

This process of changing the data bus width according to the address being accessed is known as dynamic bus sizing. For details of this bus operation see Figure 3.7.2.

Table 3.7.2 Dynamic Bus Sizing

Operand Data Bus Width	Operand Start Address	Memory Data Bus Width	CPU Address	CPU Data	
				D15 to D8	D7 to D0
8 bits	2n + 0 (Even number)	8 bits	2n + 0	xxxxx	b7 to b0
		16 bits	2n + 0	xxxxx	b7 to b0
	2n + 1 (Odd number)	8 bits	2n + 1	xxxxx	b7 to b0
		16 bits	2n + 1	b7 to b0	xxxxx
16 bits	2n + 0 (Even number)	8 bits	2n + 0	xxxxx	b7 to b0
			2n + 1	xxxxx	b15 to b8
		16 bits	2n + 0	b15 to b8	b7 to b0
	2n + 1 (Odd number)	8 bits	2n + 1	xxxxx	b7 to b0
			2n + 2	xxxxx	b15 to b8
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	xxxxx	b15 to b8
32 bits	2n + 0 (Even number)	8 bits	2n + 0	xxxxx	b7 to b0
			2n + 1	xxxxx	b15 to b8
			2n + 2	xxxxx	b23 to b16
			2n + 3	xxxxx	b31 to b24
		16 bits	2n + 0	b15 to b8	b7 to b0
			2n + 2	b31 to b24	b23 to b16
	2n + 1 (Odd number)	8 bits	2n + 1	xxxxx	b7 to b0
			2n + 2	xxxxx	b15 to b8
			2n + 3	xxxxx	b23 to b16
			2n + 4	xxxxx	b31 to b24
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	b23 to b16	b15 to b8
			2n + 4	xxxxx	b31 to b24

Input data in bit positions marked xxxxx is ignored during a read. During a write, the bus lines corresponding to these bit positions go high-impedance and the write strobe signal for the bus remains inactive.

Not Recommended for New Design

(3) Wait control

Bits 0 to 2 (<B0W0:2>, <B1W0:2>, <B2W0:2>, <B3W0:2>, or <BEXW0:2>) of a chip select/wait control register specify the number of waits that are to be inserted when the corresponding memory area is accessed.

The following types of wait operation can be specified using these bits. Bit settings other than those listed in the table should not be made.

Table 3.7.3 Wait Operation Settings

<BxW2:0>	Number of Waits	Wait Operation
000	2 waits	Inserts a wait of two states, irrespective of the $\overline{WAIT}$ pin state.
001	1 wait	Inserts a wait of one state, irrespective of the $\overline{WAIT}$ pin state.
010	(1 + N) waits	Inserts one wait state, then continuously samples the state of the $\overline{WAIT}$ pin. While the $\overline{WAIT}$ pin remains low, the wait continues; the bus cycle is prolonged until the pin goes high.
011	0 waits	Ends the bus cycle without a wait, regardless of the $\overline{WAIT}$ pin state.
1xx	Reserved	Do not set.

A reset sets these bits to 000 (2 waits).

(4) Bus width and wait control for an area other than CS0 to CS3

The chip select/wait control register BEXCS controls the bus width and number of waits when memory locations which are not in one of the four user-specified address areas (CS0 to CS3) are accessed. The BEXCS register settings are always enabled for areas other than CS0 to CS3.

(5) Selecting 16-Mbyte area/specified address area

Setting B2CS<B2M> (bit6 of the chip select/wait control register for CS2) to 0 designates the 16-Mbyte area 001800H to 01F7FFH, 020000H to FFFFFFH as the CS2 area. Setting B2CS<B2M> to 1 designates the address area specified by the start address register MSAR2 and the address mask register MAMR2 as CS2 (e.g., if B2CS<B2M> = 1, CS2 is specified in the same manner as CS0, CS1, and CS3).

A reset clears this bit to 0, specifying CS2 as a 16-Mbyte address area.

Not Recommended for New Design

(6) Procedure for setting chip select/wait control

When using the chip select/wait control function, set the registers in the following order:

a. Set the memory start address registers MSAR0 to MSAR3.

Set the start addresses for CS0 to CS3.

b. Set the memory address mask registers MAMR0 to MAMR3.

Set the sizes of CS0 to CS3.

c. Set the chip select/wait control registers B0CS to B3CS.

Set the chip select output waveform, data bus width, number of waits and master enable/disable status for $\overline{CS0}$ to $\overline{CS3}$.

The CS0 to CS3 pins can also function as pins P60 to P63. To output a chip select signal using one of these pins, set the corresponding bit in the port 6 function register P6FC to 1.

If a CS0 to CS3 address is specified which is actually an internal I/O, RAM or ROM area address, the CPU accesses the internal address area and no chip select signal is output on any of the $\overline{CS0}$ to $\overline{CS3}$ pins.

Example:

In this example CS0 is set to be the 64-Kbyte area 010000H to 01FFFFH. The bus width is set to 16 bits and the number of waits is set to 0.

MSAR0 = 01H.....Start address: 010000H

MAMR0 = 07H.....Address area: 64 Kbytes

B0CS = 83H .....ROM/SRAM, 16-bit data bus, zero waits, CS0 area settings enabled.

Not Recommended for New Design

3.7.3 Connecting External Memory

Figure 3.7.6 shows an example of how to connect external memory to the TMP91C829.

In this example the ROM is connected using a 16-bit bus. The RAM and I/O are connected using an 8-bit bus.



Figure 3.7.6 Example of External Memory Connection
(ROM uses 16-bit bus; RAM and I/O use 8-bit bus.)

A reset clears all bits of the port 4 control register P6CR and the port 6 function register P6FC to 0 and disables output of the CS signal. To output the CS signal, the appropriate bit must be set to 1.

Not Recommended for New Design

3.8 8-Bit Timers (TMRA)

The TMP91C829 features six built-in 8-bit timers.

These timers are paired into three modules: TMRA01, TMRA23 and TMRA45. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG – Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM – Variable duty cycle with constant period)

Figure 3.8.1 to 3.8.3 show block diagrams for TMRA01, TMRA23 and TMRA45.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by five control SFRs (Special function registers).

Each of the four modules (TMRA01, TMRA23, and TMRA45) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

Table 3.8.1 Registers and Pins for Each Module

Module		TMRA01	TMRA23	TMRA45
External Pin	Input pin for external clock	TA0IN (Shared with P70)	No	TA4IN (Shared with P73)
	Output pin for timer flip-flop	TA1OUT (Shared with P71)	TA3OUT (Shared with P72)	TA5OUT (Shared with P74)
SFR (address)	Timer run register	TA01RUN (0100H)	TA23RUN (0108H)	TA45RUN (0110H)
	Timer register	TA0REG (0102H) TA1REG (0103H)	TA2REG (010AH) TA3REG (010BH)	TA4REG (0112H) TA5REG (0113H)
	Timer mode register	TA01MOD (0104H)	TA23MOD (010CH)	TA45MOD (0114H)
	Timer flip-flop control register	TA1FFCR (0105H)	TA3FFCR (010DH)	TA5FFCR (0115H)

Not Recommended for New Design

3.8.1 Block Diagrams



Figure 3.8.1 TMRA01 Block Diagram

Not Recommended for New Design



Figure 3.8.2 TMRA23 Block Diagram

Not Recommended for New Design



Figure 3.8.3 TMRA45 Block Diagram

Not Recommended for New Design

3.8.2 Operation of Each Circuit

(1) Prescalers

A 9-bit prescaler generates the input clock to TMRA01.

The clock ϕT0 is divided by 4 and input to this prescaler. ϕT0 can be either f_{FPH} or fc/16 and is selected using the prescaler clock selection register SYSCR0<PRCK1:0>.

The prescaler's operation can be controlled using TA01RUN<TA0PRUN> in the timer control register. Setting <TA0PRUN> to 1 starts the count; setting <TA0PRUN> to 0 clears the prescaler to zero and stops operation. Table 3.8.2 shows the various prescaler output clock resolutions.

Table 3.8.2 Prescaler Output Clock Resolution

at fc = 36 MHz

Prescaler Clock Selection <PRCK1:0>	Gear Value <GEAR2:0>	Prescaler Output Clock Resolution			
		ϕT1	ϕT4	ϕT16	ϕT256
(f_{FPH})	000 (fc)	2^3/fc (0.22 μs)	2^5/fc (0.9 μs)	2^7/fc (3.6 μs)	2^{11}/fc (57 μs)
	001 ($fc_{/2}$)	2^4/fc (0.4 μs)	2^6/fc (1.8 μs)	2^8/fc (7.1 μs)	2^{12}/fc (114 μs)
	010 ($fc_{/4}$)	2^5/fc (0.9 μs)	2^7/fc (3.6 μs)	2^9/fc (14 μs)	2^{13}/fc (228 μs)
	011 ($fc_{/8}$)	2^6/fc (1.8 μs)	2^8/fc (7.1 μs)	2^{10}/fc (28 μs)	2^{14}/fc (455 μs)
	100 ($fc_{/16}$)	2^7/fc (3.6 μs)	2^9/fc (14 μs)	2^{11}/fc (57 μs)	2^{15}/fc (910 μs)
10 (fc/16 clock)	XXX	2^7/fc (3.6 μs)	2^9/fc (14 μs)	2^{11}/fc (57 μs)	2^{15}/fc (910 μs)

xxx: Don't care

(2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks ϕT1, ϕT4, or ϕT16. The clock setting is specified by the value set in TA01MOD<TA01CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks ϕT1, ϕT16, or ϕT256, or the comparator output (The match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset clears both up counters, stopping the timers.

Not Recommended for New Design

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes active. If the value set in the timer register is 00H, the signal goes active when the up counter overflows.

The TA0REG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = 0 and enabled if <TA0RDE> = 1.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2^noverflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TA0RDE> to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TA0RDE> to 1, and write the following data to the register buffer. Figure 3.8.4 shows the configuration of TA0REG.



Figure 3.8.4 Configuration of TA0REG

Note: The same memory address is allocated to the timer register and the register buffer. When <TA0RDE> = 0, the same value is written to the register buffer and the timer register; when <TA0RDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TA0REG: 000102H TA1REG: 000103H

TA2REG: 00010AH TA3REG: 00010BH

TA4REG: 000112H TA5REG: 000113H

All these registers are write only and cannot be read.

Not Recommended for New Design

(4) Comparator (CP0)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to zero and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detect signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TA1FFIE> in the timer flip-flop control register.

A reset clears the value of TA1FF to 0. Writing 01 or 10 to TA1FFCR<TA1FFC1:0> sets TA1FF to 0 or 1. Writing 00 to these bits inverts the value of TA1FF (This is known as software inversion).

The TA1FF signal is output via the TA1OUT pin (which can also be used as P71). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port 7 function register P7FC.

Note: When the double buffer is enabled for an 8-bit timer in PWM or PPG mode, caution is required as explained below.
If new data is written to the register buffer immediately before an overflow occurs by a match between the timer register value and the up-counter value, the timer flip-flop may output an unexpected value.
For this reason, make sure that in PWM mode new data is written to the register buffer by six cycles ($f_{SYS} \times 6$) before the next overflow occurs by using an overflow interrupt.
In the case of using PPG mode, make sure that new data is written to the register buffer by six cycles before the next cycle compare match occurs by using a cycle compare match interrupt.

Example when using PWM mode



Not Recommended for New Design

3.8.3 SFRs

TMRA01 Run Register

TA01RUN (0100H)

	7	6	5	4	3	2	1	0
Bit symbol	TA0RDE				I2TA01	TA01PRUN	TA1RUN	TA0RUN
Read/Write	R/W				R/W			
After reset	0				0	0	0	0
Function	Double buffer 0: Disable 1: Enable				IDLE2 0: Stop 1: Operate	8-bit timer run/stop control 0: Stop and clear 1: Run (Count up)		

TA0REG double buffer control

0	Disable
1	Enable

Timer run/stop control

0	Stop and clear
1	Run (Count up)

I2TA01: Operation in IDLE2 mode
TA01PRUN: Run prescaler
TA1RUN: Run TMRA1
TA0RUN: Run TMRA0

Note: The values of bits 4 to 6 of TA01RUN are undefined when read.

TMRA23 Run Register

TA23RUN (0108H)

	7	6	5	4	3	2	1	0
Bit symbol	TA2RDE				I2TA23	TA23PRUN	TA3RUN	TA2RUN
Read/Write	R/W				R/W			
After reset	0				0	0	0	0
Function	Double buffer 0: Disable 1: Enable				IDLE2 0: Stop 1: Operate	8-bit timer run/stop control 0: Stop and clear 1: Run (Count up)		

TA2REG double buffer control

0	Disable
1	Enable

Timer run/stop control

0	Stop and clear
1	Run (Count up)

I2TA23: Operation in IDLE2 mode
TA23PRUN: Run prescaler
TA3RUN: RunTMRA3
TA2RUN: Run TMRA2

Note: The values of bits 4 to 6 of TA23RUN are undefined when read.

Figure 3.8.5 TMRA Registers

Not Recommended for New Design

TMRA45 Run Register

TA45RUN (0110H)

	7	6	5	4	3	2	1	0
Bit symbol	TA4RDE				I2TA45	TA45PRUN	TA5RUN	TA4RUN
Read/Write	R/W				R/W			
After reset	0				0	0	0	0
Function	Double buffer 0: Disable 1: Enable				IDLE2 0: Stop 1: Operate	8-bit timer run/stop control 0: Stop and clear 1: Run (Count up)		

TA4REG double buffer control

0	Disable
1	Enable

Timer run/stop control

0	Stop and clear
1	Run (Count up)

I2TA45: Operation during IDLE2 mode
TA45PRUN: Run for prescaler
TA5RUN: Run TMRA5
TA4RUN: Run TMRA4

Note: The values of bits 4 to 6 of TA45RUN are undefined when read.

Figure 3.8.6 TMRA Registers

Not Recommended for New Design

TMRA01 Mode Register

TA01MOD (0104H)	7	6	5	4	3	2	1	0
Bit symbol	TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
Function	Operation mode 00: 8-bit timer mode 01: 16-bit timer mode 10: 8-bit PPG mode 11: 8-bit PWM mode		PWM cycle 00: Reserved 01: 2^6 10: 2^7 11: 2^8		Source clock for TMRA1 00: TA0TRG 01: ϕT1 10: ϕT16 11: ϕT256		Source clock for TMRA0 00: TA0IN pin 01: ϕT1 10: ϕT4 11: ϕT16	

TMRA0 source clock selection

00	TA0IN (External input)
01	ϕT1 (Prescaler)
10	ϕT4 (Prescaler)
11	ϕT16 (Prescaler)

TMRA1 source clock selection

	TA01MOD <TA01M1:0> ≠ 01	TA01MOD <TA01M1:0> = 01
00	Comparator output from TMRA0	Overflow output from TMRA0
01	ϕT1	
10	ϕT16	
11	ϕT256	(16-bit timer mode)

PWM cycle selection

00	Reserved
01	$2^6 \times$ source clock
10	$2^7 \times$ source clock
11	$2^8 \times$ source clock

TMRA01 operation mode selection

00	Two 8-bit timers
01	16-bit timer
10	8-bit PPG
11	8-bit PWM (TMRA0), 8-bit timer (TMRA1)

Figure 3.8.7 TMRA Registers

Not Recommended for New Design

TMRA23 Mode Register

		7	6	5	4	3	2	1	0
TA23MOD (010CH)	Bit symbol	TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0
	Read/Write	R/W							
	After reset	0	0	0	0	0	0	0	0
	Function	Operation mode 00: 8-bit timer mode 01: 16-bit timer mode 10: 8-bit PPG mode 11: 8-bit PWM mode		PWM cycle 00: Reserved 01: 2^6 10: 2^7 11: 2^8		TMRA3 clock for TMRA3 00: TA2TRG 01: φT1 10: φT16 11: φT256		TMRA2 clock for TMRA2 00: Reserved 01: φT1 10: φT4 11: φT16	

TMRA2 source clock selection

00	Do not set
01	φT1 (Prescaler)
10	φT4 (Prescaler)
11	φT16 (Prescaler)

TMRA3 source clock selection

	TA23MOD <TA23M1:0> ≠ 01	TA23MOD <TA23M1:0> = 01
00	Comparator output from TMRA2	Overflow output from TMRA2
01	φT1	
10	φT16	
11	φT256	(16-bit timer mode)

PWM cycle selection

00	Reserved
01	2^6 × source clock
10	2^7 × source clock
11	2^8 × source clock

TMRA23 operation mode selection

00	Two 8-bit timers
01	16-bit timer
10	8-bit PPG
11	8-bit PWM (TMRA0), 8-bit timer (TMRA3)

Figure 3.8.8 TMRA Registers

Not Recommended for New Design

TMRA45 Mode Register

TA45MOD (0114H)	7	6	5	4	3	2	1	0
Bit symbol	TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
Function	Operation mode 00: 8-bit timer mode 01: 16-bit timer mode 10: 8-bit PPG mode 11: 8-bit PWM mode		PWM cycle 00: Reserved 01: 2^6 10: 2^7 11: 2^8		Source clock for TMRA5 00: TA4TRG 01: ϕT1 10: ϕT16 11: ϕT256		Source clock for TMRA4 00: TA4IN pin 01: ϕT1 10: ϕT4 11: ϕT16	

Source clock for TMRA4

00	TA4IN (External input)
01	ϕT1 (Prescaler)
10	ϕT4 (Prescaler)
11	ϕT16 (Prescaler)

Source clock for TMRA5

	TA45MOD <TA45M1:0> ≠ 01	TA45MOD <TA45M1:0> = 01
00	Comparator output from TMRA4	Overflow output from TMRA4
01	ϕT1	
10	ϕT16	
11	ϕT256	(16-bit timer mode)

PWM cycle

00	Reserved
01	$2^6 \times$ source clock
10	$2^7 \times$ source clock
11	$2^8 \times$ source clock

Operation mode for TMRA45

00	Two 8-bit timers
01	16-bit timer
10	8-bit PPG
11	8-bit PWM (TMRA4), 8-bit timer (TMRA5)

Figure 3.8.9 TMRA Registers

Not Recommended for New Design

TMRA1 Flip-flop Control Register

		7	6	5	4	3	2	1	0
TA1FFCR (0105H)	Bit symbol					TA1FFC1	TA1FFC0	TA1FFIE	TA1FFIS
	Read/Write					R/W		R/W	
	After reset					1	1	0	0
Read-modify-write instructions are prohibited.	Function					00: Invert TA1FF 01: Set TA1FF 10: Clear TA1FF 11: Don't care		TA1FF control for inversion 0: Disable 1: Enable	TA1FF inversion select 0: TMRA0 1: TMRA1

Inverse signal for timer flip-flop 1 (TA1FF)
(Don't care except in 8-bit timer mode)

0	Inversion by TMRA0
1	Inversion by TMRA1

Inversion of TA1FF

0	Disabled
1	Enabled

Control of TA1FF

00	Inverts the value of TA1FF
01	Sets TA1FF to 1
10	Clears TA1FF to 0
11	Don't care

Figure 3.8.10 TMRA Registers

Not Recommended for New Design

TMRA3 Flip-flop Control Register

		7	6	5	4	3	2	1	0
TA3FFCR (010DH)	Bit symbol					TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS
	Read/Write					R/W		R/W	
	After reset					1	1	0	0
Read-modify-write instructions are prohibited.	Function					00: Invert TA3FF 01: Set TA3FF 10: Clear TA3FF 11: Don't care		TA3FF control for inversion 0: Disable 1: Enable	TA3FF inversion select 0: TMRA2 1: TMRA3

Inverse signal for timer flip-flop 3 (TA3FF)
(Don't care except in 8-bit timer mode)

0	Inversion by TMRA2
1	Inversion by TMRA3

Inversion of TA3FF

0	Disabled
1	Enabled

Control of TA3FF

00	Inverts the value of TA3FF
01	Sets TA3FF to 1
10	Clears TA3FF to 0
11	Don't care

Figure 3.8.11 TMRA Registers

Not Recommended for New Design

TMRA5 Flip-flop Control Register

TA5FFCR (0115H)

Read-modify-write instructions are prohibited.

	7	6	5	4	3	2	1	0
Bit symbol					TA5FFC1	TA5FFC0	TA5FFIE	TA5FFIS
Read/Write					R/W		R/W	
After reset					1	1	0	0
Function					00: Invert TA5FF 01: Set TA5FF 10: Clear TA5FF 11: Don't care		TA5FF control for inversion 0: Disable 1: Enable	TA5FF inversion select 0: TMRA4 1: TMRA5

Inverse signal for timer flip-flop 5 (TA5FF)
(Don't care except in 8-bit timer mode)

0	Inversion by TMRA4
1	Inversion by TMRA5

Inversion of TA5FF

0	Disabled
1	Enabled

Control of TA5FF

00	Inverts the value of TA5FF
01	Sets TA5FF to 1
10	Clears TA5FF to 0
11	Don't care

Figure 3.8.12 TMRA Registers

Not Recommended for New Design

TMRA register

		7	6	5	4	3	2	1	0
TA0REG (0102H)	bit Symbol	–							
	Read/Write	W							
	After reset	Undefined							
TA1REG (0103H)	bit Symbol	–							
	Read/Write	W							
	After reset	Undefined							
TA2REG (010AH)	bit Symbol	–							
	Read/Write	W							
	After reset	Undefined							
TA3REG (010BH)	bit Symbol	–							
	Read/Write	W							
	After reset	Undefined							
TA4REG (0112H)	bit Symbol	–							
	Read/Write	W							
	After reset	Undefined							
TA5REG (0113H)	bit Symbol	–							
	Read/Write	W							
	After reset	Undefined							

Note: The above registers are prohibited read-modify-write instruction.

Figure 3.8.13 TMRA Registers

Not Recommended for New Design

3.8.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

a. Generating interrupts at a fixed interval (Using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 8.8 μs at fc = 36 MHz, set each register as follows:

* Clock state

System clock: High frequency (fc)
Prescaler clock: f_{FPH}

		MSB 7	6	5	4	3	2	1	LSB 0	
TA01RUN	←	–	–	X	X	–	–	0	–	Stop TMRA1 and clear it to 0.
TA01MOD	←	0	0	X	X	1	0	X	X	Select 8-bit timer mode and select φT1 ($(2^3/fc)$ μs at fc = 36 MHz) as the input clock.
TA1REG	←	0	0	1	0	1	0	0	0	Set TA1REG to 8.8 μs ÷ φT1 ($2^3/fc$) = 40 = 28H
INTETA01	←	X	1	0	1	–	–	–	–	Enable INTTA1 and set it to level 5.
TA01RUN	←	–	X	X	X	–	1	1	–	Start TMRA1 counting.

X: Don't care, –: No change

Select the input clock using Table 3.8.4

Note: The input clocks for TMRA0 and TMRA1 differ as follows:
TMRA0: Uses TA0IN input and can be selected from φT1, φT4, or φT16.
TMRA1: Match output of TMRA0 and can be selected from φT1, φT16, φT256.

Not Recommended for New Design

b. Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 1.32 μs square wave pulse from the TA1OUT pin at fc = 36 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.

* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: f_{FPH}

		7	6	5	4	3	2	1	0	
TA01RUN	←	–	X	X	X	–	–	0	–	Stop TMRA1 and clear it to 0.
TA01MOD	←	0	0	X	X	0	1	–	–	Select 8-bit timer mode and select φT1 ($(2^3/fc)$s at fc = 36 MHz) as the input clock.
TA1REG	←	0	0	0	0	0	0	1	1	Set the timer register to 1.32 μs ÷ φT1$(2^3/fc)$s ÷ 2 = 3
TA1FFCR	←	X	X	X	X	1	0	1	1	Clear TA1FF to 0 and set it to invert on the match detect signal from TMRA1.
P7CR	←	X	X	–	–	–	–	1	–	Set P71 to function as the TA1OUT pin.
P7FC	←	X	X	–	–	X	–	1	X	
TA01RUN	←	–	X	X	X	–	1	1	–	Start TMRA1 counting.

X: Don't care, –: No change



Figure 3.8.14 Square Wave Output Timing Chart (50% duty)

Not Recommended for New Design

c. Making TMRA1 count up on the match signal from the TMRA0 comparator

Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.



Figure 3.8.15 TMRA1 Count Up on Signal from TMRA0

(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD<TA01M1:0> to 01.

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1:0>. Table 3.8.4 shows the relationship between the timer (Interrupt) cycle and the input clock selection.

Setting example: To generate an INTTA1 interrupt every 0.22 seconds at fc = 36 MHz, set the timer registers TA0REG and TA1REG as follows:

* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: f_{FPH}

If ϕT16 ($(2^7/fc)$s at 36 MHz) is used as the input clock for counting, set the following value in the registers:

$0.22\ s \div (2^7/fc)s \approx 62500 = F424H$

(e.g., set TA1REG to F4H and TA0REG to 24H).

As a result, INTTA1 interrupt can be generated every 0.23 [s].

Not Recommended for New Design

The comparator match signal is output from TMRA0 each time the up counter UC0 matches TA0REG, where the up counter UC0 is not be cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparators TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG = 04H and TA0REG = 80H

Figure 3.8.16 Timer Output by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-low or active-high. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (which can also be used as P71).



Figure 3.8.17 8-Bit PPG Output Waveforms

Not Recommended for New Design

In this mode a programmable square wave is generated by inverting the timer output each time the 8-bit up counter (UC0) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to 1 so that UC1 is set for counting.

Figure 3.8.18 shows a block diagram representing this mode.



Figure 3.8.18 Block Diagram of 8-Bit PPG Output Mode

If the TA0REG double buffer is enabled in this mode, the value of the register buffer will be shifted into TA0REG each time TA1REG matches UC0.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).



Figure 3.8.19 Operation of Register Buffer

Not Recommended for New Design

Example: To generate 1/4 duty 50kHz pulses (at fc = 36 MHz):



* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: f_{FPH}

Calculate the value which should be set in the timer register.
To obtain a frequency of 50kHz, the pulse cycle t should be:

t = 1/50 kHz = 20 μs

ϕT1 = $(2^3/fc)$s (at 36 MHz);

20 μs ÷ $(2^3/fc)$s ≈ 90

Therefore set TA1REG to 90 (5AH)

The duty is to be set to 1/4: t × 1/4 = 20 μs × 1/4 = 5 μs

5 μs ÷ $(2^3/fc)$s ≈ 22

Therefore, set TA0REG = 22 = 16H.

		7	6	5	4	3	2	1	0	
TA01RUN	←	0	X	X	X	–	0	0	0	Stop TMRA0 and TMRA01 and clear it to 0.
TA01MOD	←	1	0	X	X	X	X	0	1	Set the 8-bit PPG mode, and select ϕT1 as input clock.
TA0REG	←	0	0	0	1	0	1	1	0	Write 16H.
TA1REG	←	0	1	0	1	1	0	1	0	Write 5AH.
TA1FFCR	←	X	X	X	X	0	1	1	X	Set TA1FF, enabling both inversion and the double buffer.
										10 generates a negative logic pulse.
P7CR	←	X	X	–	–	–	–	1	–	Set P71 as the TA1OUT pin.
P7FC	←	X	X	–	–	X	–	1	X	
TA01RUN	←	1	X	X	X	–	1	1	1	Start TMRA0 and TMRA01 counting.

X: Don't care, –: No change

Not Recommended for New Design

(4) 8-bit PWM output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as P71). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when 2^n counter overflow occurs (n = 6, 7, or 8 as specified by TA01MOD<PWM01:00>). The up counter UC0 is cleared when 2^ncounter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TA0REG < Value set for 2^n counter overflow
Value set in TA0REG ≠ 0



Figure 3.8.20 8-Bit PWM Waveforms

Figure 3.8.21 shows a block diagram representing this mode.



Figure 3.8.21 Block Diagram of 8-Bit PWM Mode

Not Recommended for New Design

In this mode the value of the register buffer will be shifted into TA0REG if 2^n overflow is detected when the TA0REG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.



Figure 3.8.22 Register Buffer Operation

Example: To output the following PWM waves on the TA1OUT pin at fc = 36 MHz:



* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: f_{FPH}

To achieve a 28.4 μs PWM cycle by setting ϕT1 to $(2^3/fc)$s (at fc = 36 MHz):

$28.4\ \mu s \div (2^3/fc)s \approx 128 = 2^n$

Therefore n should be set to 7.

Since the low-level period is 16.0 μs when ϕT1 = $(2^3/fc)$s,
set the following value for TA0REG:

$16.0\ \mu s \div (2^3/fc)s \approx 72 = 48H$

		MSB 7	6	5	4	3	2	1	LSB 0	
TA01RUN	←	–	X	X	X	–	–	–	0	Stop TMRA0 and clear it to 0.
TA01MOD	←	1	1	1	0	–	–	0	1	Select 8-bit PWM mode (Cycle: 2^7) and select ϕT1 as the input clock.
TA0REG	←	0	1	0	0	1	0	0	0	Write 48H.
TA1FFCR	←	X	X	X	X	1	0	1	X	Clear TA1FF to 0, enable the inversion and double buffer.
P7CR	←	X	X	–	–	–	–	1	–	Set P71 and the TA1OUT pin.
P7FC	←	X	X	–	–	X	–	1	X	
TA01RUN	←	1	X	X	X	–	1	1	1	Start TMRA0 counting.

X: Don't care, –: No change

Not Recommended for New Design

Table 3.8.3 PWM Cycle

at fc = 36 MHz

Select Prescaler Clock <PRCK1:0>	Gear Value <GEAR2:0>	PWM Cycle								
		2^6			2			2^8		
		φT1	φT4	φT16	φT1	φT4	φT16	φT1	φT4	φT16
00 (f_{FPH})	000 (fc)	14.2 μs	56.8 μs	227 μs	28.4 μs	113μs	455 μs	56.8 μs	227 μs	910 μs
	001 (fc/2)	28.4 μs	113 μs	455 μs	56.8 μs	227 μs	910 μs	113 μs	455 μs	1820 μs
	10 (fc/4)	56.8 μs	227 μs	910 μs	113 μs	455 μs	1820 μs	227 μs	910 μs	3640 μs
	011 (fc/8)	113 μs	455 μs	1820 μs	227 μs	910 μs	3640 μs	455 μs	1820 μs	7281 μs
	00 (fc/16)	227 μs	910 μs	3640 μs	455 μs	1820 μs	7281 μs	910 μs	3640 μs	14563 μs
10 (fc/16 clock)	XXX	227 μs	910 μs	3640 μs	455 μs	1820 μs	7281 μs	910 μs	3640 μs	14563 μs

XXX: Don't care

(5) Settings for each mode

Table 3.8.4 shows the SFR settings for each mode.

Table 3.8.4 Timer Mode Setting Registers

Register Name	TA01MOD				TA1FFCR
<Bit Symbol>	<TA01M1:0>	<PWM01:00>	<TA1CLK1:0>	<TA0CLK1:0>	TA1FFIS
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
8-bit timer × 2 channels	00	–	Lower timer match φT1, φT16, φT256 (00, 01, 10, 11)	External clock φT1, φT4, φT16 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
16-bit timer mode	01	–	–	External clock φT1, φT4, φT16 (00, 01, 10, 11)	–
8-bit PPG × 1 channel	10	–	–	External clock φT1, φT4, φT16 (00, 01, 10, 11)	–
8-bit PWM × 1 channel	11	2^6, 2^7, 2^8 (01, 10, 11)	–	External clock φT1, φT4, φT16 (00, 01, 10, 11)	–
8-bit timer × 1 channel	11	–	φT1, φT16, φT256 (01, 10, 11)	–	Output disabled

–: Don't care

Not Recommended for New Design

3.9 16-Bit Timer/Event Counters (TMRB)

The TMP91C829 incorporates multifunctional 16-bit timer/event counter (TMRB0) which has the following operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode

The timer/event counter channel consists of a 16-bit up counter, two 16-bit timer registers (One of them with a double-buffer structure), two 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit.

The timer/event counter is controlled by an 11-byte control SFR.

This chapter consists of the following items:

Table 3.9.1 Differences between TMRB0

Spec \ Channel		TMRB0
External Pins	External clock/capture trigger input pins	TB0IN0 (Also used as P93) TB0IN1 (Also used as P94)
	Timer flip-flop output pins	TB0OUT0 (Also used as P95) TB0OUT1 (Also used as P96)
SFR (address)	Timer run register	TB0RUN (0180H)
	Timer mode register	TB0MOD (0182H)
	Timer flip-flop control register	TB0FFCR (0183H)
	Timer register	TB0RG0L (0188H) TB0RG0H (0189H) TB0RG1L (018AH) TB0RG1H (018BH)
	Capture register	TB0CP0L (018CH) TB0CP0H (018DH) TB0CP1L (018EH) TB0CP1H (018FH)

Not Recommended for New Design

3.9.1 Block Diagrams



Figure 3.9.1 Block Diagram of TMRB0

Not Recommended for New Design

3.9.2 Operation of Each Block

(1) Prescaler

The 5-bit prescaler generates the source clock for TMRB0. The prescaler clock (ϕT0) is divided clock (divided by 4) from selected clock by the register SYSCR0<PRCK1:0> of clock gear.

This prescaler can be started or stopped using TB0RUN<TB0RUN>. Counting starts when <TB0RUN> is set to 1; the prescaler is cleared to zero and stops operation when <TB0RUN> is set to 0.

Table 3.9.2 Prescaler Clock Resolution

at fc = 36 MHz

Prescaler Clock Selection <PRCK1:0>	Clock Gear Value <GEAR2:0>	Prescaler Clock Resolution		
		ϕT1	ϕT4	ϕT16
00 (f_{FPH})	000 (fc)	2^3/fc (0.2 μs)	2^5/fc (0.9 μs)	2^7/fc (3.6 μs)
	001 (fc/2)	2^4/fc (0.4 μs)	2^6/fc (1.8 μs)	2^8/fc (7.1 μs)
	010 (fc/4)	2^5/fc (0.9 μs)	2^7/fc (3.6 μs)	2^9/fc (14.2 μs)
	011 (fc/8)	2^6/fc (1.8 μs)	2^8/fc (7.1 μs)	2^{10}/fc (28.4 μs)
	100 (fc/16)	2^7/fc (3.6 μs)	2^9/fc (14.2 μs)	2^{11}/fc (56.9 μs)
10 (fc/16 clock)	XXX	2^7/fc (3.6 μs)	2^9/fc (14.2 μs)	2^{11}/fc (56.9 μs)

xxx: Don't care

(2) Up counter (UC0)

UC0 is a 16-bit binary counter which counts up pulses input from the clock specified by TB0MOD<TB0CLK1:0>.

Any one of the prescaler internal clocks ϕT1, ϕTB0 and ϕT16 or an external clock input via the TB0IN0 pin can be selected as the input clock. Counting or stopping and clearing of the counter is controlled by TB0RUN<TB0RUN>.

When clearing is enabled, the up counter UC0 will be cleared to zero each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TB0MOD<TB0CLE>.

If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTBOF0) is generated when UC0 overflow occurs.

Not Recommended for New Design

(3) Timer registers (TB0RG0H/L and TB0RG1H/L)

These two 16-bit registers are used to set the interval time. When the value in the up counter UC0 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for both upper and lower registers is always needed. For example, either using 2-byte data transfer instruction or using 1 byte date transfer instruction twice for lower 8 bits and upper 8 bits in order.

The TB0RG0 timer register has a double-buffer structure, which is paired with register buffer. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: it is disabled when <TB0RDE> = 0, and enabled when <TB0RDE> = 1.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UC0) and the timer register TB0RG1 match.

After a reset, TB0RG0 and TB0RG1 are undefined. If the 16-bit timer is to be used after a reset, data should be written to it beforehand.

On a reset TB0RUN<TB0RDE> is initialized to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TB0RDE> to 1, then write data to the register buffer as shown below.

TB0RG0 and the register buffer both have the same memory addresses (000188H and 000189H) allocated to them. If <TB0RDE> = 0, the value is written to both the timer register and the register buffer. If <TB0RDE> = 1, the value is written to the register buffer only.

The addresses of the timer registers are as follows:



The timer registers are write-only registers and thus cannot be read.

(4) Capture registers (TB0CP0H/L and TB0CP1H/L)

These 16-bit registers are used to latch the values in the up counter UC0.

Data in the capture registers should be read all 16 bits. For example, using a 2-byte data load instruction or two 1-byte data load instructions. The least significant byte is read first, followed by the most significant byte.

The addresses of the capture registers are as follows:



The capture registers are read-only registers and thus cannot be written to.

Not Recommended for New Design

(5) Capture input control

This circuit controls the timing to latch the value of up counter UC0 into TB0CP0, TB0CP1. The latch timing for the capture register is determined by TB0MOD<TB0CPM1:0>.

In addition, the value in the up counter can be loaded into a capture register by software. Whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0. It is necessary to keep the prescaler in run mode (e.g., TB0RUN<TB0PRUN> must be held at a value of 1).

Note: As described above, whenever 0 is written to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0. However, note that the current value in the up counter is also loaded into capture register TB0CP0 when 1 is written to TB0MOD<TB0CP0I> while this bit is holding 0.



(6) Comparators (CP0 and CP1)

CP0 and CP1 are 16-bit comparators which compare the value in the up counter UC0 with the value set in TB0RG0 or TB0RG1 respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).

(7) Timer flip-flops (TB0FF0 and TB0FF1)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C1T1, TB0C0T1, TB0E1T1, TB0E0T1>. After a reset the value of TB0FF0 is undefined. If 00 is written to TB0FFCR<TB0FF0C1:0> or <TB0FF1C1:0>, TB0FF0 will be inverted. If 01 is written to the capture registers, the value of TB0FF0 will be set to 1. If 10 is written to the capture registers, the value of TB0FF0 will be set to 0. The values of TB0FF0 and TB0FF1 can be output via the timer output pins TB0OUT0 (which is shared with P95) and TB0OUT1 (which is shared with P96). Timer output should be specified using the port 9 function register.

Not Recommended for New Design

3.9.3 SFRs

TMRB0 Run Register

		7	6	5	4	3	2	1	0
TB0RUN (0180H)	Bit symbol	TB0RDE	–			I2TB0	TB0PRUN		TB0RUN
	Read/Write	R/W	R/W			R/W	R/W		R/W
	After reset	0	0			0	0		0
	Function	Double buffer 0: Disable 1: Enable	Always write "0".			IDLE2 0: Stop 1: Operate	16-bit timer run/stop control 0: Stop and clear 1: Run (Count up)		

→ Count operation

0	Stop and clear
1	Count

I2TB0: Operation during IDLE2 mode
TB0PRUN: Operation of prescaler
TB0RUN: Operation of TMRB0

Note: The 1, 4 and 5 of TB0RUN are read as undefined value.

Figure 3.9.2 Register for TMRB

Not Recommended for New Design

TMRB0 Run Register

		7	6	5	4	3	2	1	0
TB0MOD (0182H)	Bit symbol	TB0CT1	TB0ET1	TB0CP0I	TB0CPM1	TB0CPM0	TB0CLE	TB0CLK1	TB0CLK0
	Read/Write	R/W		W*	R/W				
	After reset	0	0	1	0	0	0	0	0
Read -modify -write instruction is prohibited	Function	TB0FF1 inversion 0: Disable trigger 1: Enable trigger		Execute software capture 0: Execute 1: Undefined	Capture timing 00: Disable 01: TB0IN0 ↑ TB0IN1 ↑ 10: TB0IN0 ↑ TB0IN1 ↓ 11: TA1OUT ↑ TA1OUT ↓		Control up counter 0: Disable clearing 1: Enable clearing	TMRB0 source clock 00: TB0IN0 pin 01: φT1 10: φT4 11: φT16	
		Invert when the UC value is captured to TB0CP1.	Invert when the UC value matches the value in TB0RG1.						

TMRB0 source clock

00	TB0IN0 pin
01	φT1
10	φT4
11	φT16

Up counter clear control

0	Disable
1	TB0RG1 clearing on match with TB0RG1.

Capture

	Capture control
00	Disable
01	CAP0 at TB0IN0 rising CAP1 at TB0IN1 rising
10	CAP0 at TB0IN0 rising CAP1 at TB0IN1 rising
11	CAP0 at TA1OUT rising CAP1 at TA1OUT falling

Software capture

0	The value in the up counter is captured to TB0CP0.
1	Undefined (Note)

Note: Whenever writing “0” to TB0MOD<TB0CP0I> bit, present value of up counter is received to capture register TB0CP0. But write “1” to TB0MOD<TB0CP0I> in condition of written “0” to TB0MOD<TB0CP0I> bit, present value of up counter is received to capture register TB0CP0. Therefore you must to regard.

Figure 3.9.3 Register for TMRB

Not Recommended for New Design

TMRB0 Flip-flop Control Register

		7	6	5	4	3	2	1	0
TB0FFCR (0183H)	Bit symbol	TB0FF1C1	TB0FF1C0	TB0C1T1	TB0C0T1	TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0
	Read/Write	W*		R/W				W*	
	After reset	0	0	1	0	0	0	0	0
Read -modify -write instruction is prohibited	Function	Control TB0FF1 00: Invert 01: Set 10: Clear 11: Don't care * Always read as "11".		TB0FF0 inversion trigger 0: Disable trigger 1: Enable trigger				Control TB0FF0 00: Invert 01: Set 10: Clear 11: Don't care * Always read as "11".	
				Invert when the UC value is loaded in to TB0CP1.	Invert when the UC value is loaded in to TB0CP0.	Invert when the UC value matches the value in TB0RG1.	Invert when the UC value matches the value in TB0RG0.		

TB0FF0 control

00	Invert
01	Set to 11
10	Clear to 0
11	Don't care

Inverted when the UC value is loaded in to TB0CP1.

0	Disable trigger
1	Enable trigger

Inverted when the UC value is loaded in to TB0CP0.

0	Disable trigger
1	Enable trigger

Inverted when the UC value matches the valued in TB0RG1.

0	Disable trigger
1	Enable trigger

Inverted when the UC value matches the valued in TB0RG0.

0	Disable trigger
1	Enable trigger

Figure 3.9.4 Register for TMRB

Not Recommended for New Design

TMRB0 Register

		7	6	5	4	3	2	1	0
TB0RG0L (0188H)	bit Symbol	–							
	Read/Write	W							
	After reset	Undefined							
TB0RG0H (0189H)	bit Symbol	–							
	Read/Write	W							
	After reset	Undefined							
TB0RG1L (018AH)	bit Symbol	–							
	Read/Write	W							
	After reset	Undefined							
TB0RG1H (018BH)	bit Symbol	–							
	Read/Write	W							
	After reset	Undefined							

Note: The above registers are prohibited read-modify-write instruction.

Figure 3.9.5 TMRB Registers

Not Recommended for New Design

3.9.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals

In this example, the interrupt INTTB01 is set to be generated at fixed intervals. The interval time is set in the timer register TB0RG1.

```
                7  6  5  4  3  2  1  0
TB0RUN      ←   0  0  X  X  –  0  X  0      Stop TMRB0.
INTETB01    ←   X  1  0  0  X  0  0  0      Enable INTTB01 and set interrupt level 4. Disable
                                            INTTB00.
TB0FFCR     ←   1  1  0  0  0  0  1  1      Disable the trigger.
TB0MOD      ←   0  0  1  0  0  1  *  *      Select internal clock for input and
                       (** = 01, 10, 11)    disable the capture function.
TB0RG1      ←   *  *  *  *  *  *  *  *      Set the interval time (16 bits).
            ←   *  *  *  *  *  *  *  *
TB0RUN      ←   0  0  X  X  –  1  X  1      Start TMRB0.
```

X: Don't care, –: No change

(2) 16-bit event counter mode

As described above, in 16-bit timer mode, if the external clock (TB0IN0 pin input) is selected as the input clock, the timer can be used as an event counter. To read the value of the counter, first perform software capture once, then read the captured value.

```
                7  6  5  4  3  2  1  0
TB0RUN      ←   0  0  X  X  –  0  X  0      Stop TMRB0.
P8CR            –  –  –  –  0  –  –  –      Set P93 input mode.
INTETB01    ←   X  1  0  0  X  0  0  0      Enable INTTB01 and set interrupt level 4. Disable
                                            INTTB00.
TB0FFCR     ←   1  1  0  0  0  0  1  1      Disable the trigger.
TB0MOD      ←   0  0  1  0  0  1  0  0      Select TB0IN0 as the input clock.
TB0RG1      ←   *  *  *  *  *  *  *  *      Set the number of counts (16 bits).
            ←   *  *  *  *  *  *  *  *
TB0RUN      ←   0  0  X  X  –  1  X  1      Start TMRB0.
```

X: Don't care, –: No change

When the timer is used as an event counter, set the prescaler in run mode (e.g., with TB0RUN<TB0PRUN> = 1).

Not Recommended for New Design

(3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low-active or high-active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is to be enabled by the match of the up counter UC0 with timer register TB0RG0 or TB0RG1 and to be output to TB0OUT0. In this mode the following conditions must be satisfied.

(Value set in TB0RG0) < (Value set in TB0RG1)



Figure 3.9.5 Programmable Pulse Generation (PPG) Output Waveforms

When the TB0RG0 double buffer is enabled in this mode, the value of register buffer 0 will be shifted into TB0RG0 at match with TB0RG1. This feature facilitates the handling of low-duty waves.



Figure 3.9.6 Operation of Register Buffer

Not Recommended for New Design

The following block diagram illustrates this mode.



Figure 3.9.7 Block Diagram of 16-Bit Mode

The following example shows how to set 16-bit PPG output mode:

```
                7  6  5  4  3  2  1  0
TB0RUN    ←     0  0  X  X  –  0  X  0     Disable the TB0RG0 double buffer and stop TMRB0.
TB0RG0    ←     *  *  *  *  *  *  *  *     Set the duty ratio (16 bits).
TB0RG1    ←     *  *  *  *  *  *  *  *     Set the frequency (16 bits).
TB0RUN    ←     1  0  X  X  –  0  X  0     Enable the TB0RG0 double buffer.
                                           (The duty and frequency are changed on an INTTB01
                                           interrupt.)
TB0FFCR   ←     X  X  0  0  1  1  1  0     Set the mode to invert TB0FF0 at the match with
                                           TB0RG0/TB0RG1. Set TB0FF0 to 0.
TB0MOD    ←     0  0  1  0  0  1  *  *     Select the internal clock as the input clock and disable
                                           the capture function.
                   (** = 01, 10, 11)
P9CR      ←     –  –  1  –  –  -  –  –  }
P9FC      ←     X  –  1  X  X  X  X  -  }  Set P95 to function as TB0OUT0.
TB0RUN    ←     1  0  X  X  –  1  X  1     Start TMRB0.
```

X: Don't care, –: No change

Not Recommended for New Design

3.10 Serial Channel

TMP91C829 includes one serial I/O channel. Either UART mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission) can be selected.

- I/O interface mode —— Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O.
- UART mode
  - Mode 1: 7-bit data
  - Mode 2: 8-bit data
  - Mode 3: 9-bit data

In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (A multi-controller system).

Figure 3.10.2 and Figure 3.10.3 are block diagrams.

Table 3.10.1 Channels 0 and 1

	Channel 0	Channel 1
Pin Name	TXD0 (P80) RXD0 (P81) $\overline{CTS0}$ /SCLK0 (P82) $\overline{STS0}$ (P83)	TXD1 (P84) RXD1 (P85) $\overline{CTS0}$ /SCLK1 (P86) $\overline{STS1}$ (P87)



Figure 3.10.1 Data Formats

Not Recommended for New Design

STS0 and STS1 pins are built in port P83 and P87. STS0 and STS1 are the request signal for the next data send to the CPU. P8CR sets port as output mode, P8FC sets STS using mode, and bit 0 of SC0MOD1 (SC1MOD1) register sets low level. Then STS is enable to start to transfer the data.

When SCLK signal is exactly falling edge, STS is disable.

And when it is ended to transfer 8-bits data, the STS can be set to enable and request the next data.

In SCLK output mode, the STS function can't be used.



Not Recommended for New Design

3.10.1 Block Diagrams

Figure 3.10.2 is a block diagram representing serial channel 0.



Figure 3.10.2 Block Diagram of the Serial Channel 0

Not Recommended for New Design



Figure 3.10.3 Block Diagram of the Serial Channel 1

Not Recommended for New Design

3.10.2 Operation of Each Circuit

(1) Prescaler, prescaler clock select

There is a 6-bit prescaler for waking serial clock. The clock selected using SYSCR<PRCK1:0> is divided by 4 and input to the prescaler as ϕT0. The prescaler can be run by selecting the baud rate generator as the waking serial clock.

Table 3.10.2 shows prescaler clock resolution into the baud rate generator.

Table 3.10.2 Prescaler Clock Resolution to Baud Rate Generator

Select Prescaler Clock <PRCK1:0>	Gear Value <GEAR2:0>	Prescaler Output Clock Resolution			
		ϕT0	ϕT2	ϕT8	ϕT32
00 (f_{FPH})	000 (fc)	2^2/fc	2^4/fc	2^6/fc	2^8/fc
	001 (fc/2)	2^3/fc	2^5/fc	2^7/fc	2^9/fc
	010 (fc/4)	2^4/fc	2^6/fc	2^8/fc	2^{10}/fc
	011 (fc/8)	2^5/fc	2^7/fc	2^9/fc	2^{11}/fc
	100 (fc/16)	2^6/fc	2^8/fc	2^{10}/fc	2^{12}/fc
10 (fc/16 clock)	XXX	–	2^8/fc	2^{10}/fc	2^{12}/fc

X: Don't care, –: Cannot be used

The baud rate generator selects between 4 clock inputs: ϕT0, ϕT2, ϕT8, and ϕT32 among the prescaler outputs.

Not Recommended for New Design

(2) Baud rate generator

The baud rate generator is a circuit which generates transmission and receiving clocks which determine the transfer rate of the serial channels.

The input clock to the baud rate generator, ϕT0, ϕT2, ϕT8 or ϕT32, is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or $N + \frac{(16 - K)}{16}$ to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BR0CR<BR0ADDE, BR0S3:0> and BR0ADD<BR0K3:0>.

- In UART mode

(1) When BR0CR<BR0ADDE> = 0

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CK<BR0S3:0> (N = 1, 2, 3 … 16).

(2) When BR0CR<BR0ADDE> = 1

The N + (16 – K)/16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 – K)/16 using the value of N set in BR0CR<BR0S3:0> (N = 2, 3 … 15) and the value of K set in BR0ADD<BR0K3:0> (K = 1, 2, 3 … 15).

Note: If N = 1 or N = 16, the N + (16 – K)/16 division function is disabled. Set BR0CR<BR0ADDE> to 0.

- In I/O interface mode

The N + (16 – K)/16 division function is not available in I/O interface mode. Set BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

- In UART mode

$$\text{Baud rate} = \frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 16$$

- In I/O interface mode

$$\text{Baud rate} = \frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 2$$

- Integer divider (N divider)

For example, when the source clock frequency (fc) = 12.288 MHz, the input clock frequency = ϕT2 (fc/16), the frequency divider N (BR0CR<BR0S3:0>) = 5, and BR0CR<BR0ADDE> = 0, the baud rate in UART mode is as follows:

* Clock state
- System clock: High frequency (fc)
- Clock gear: 1 (fc)
- Prescaler clock: System clock

$$\text{Baud rate} = \frac{fc/16}{5} \div 16$$

$$= 12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$$

Note: The N + (16 – K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.

Not Recommended for New Design

- N + (16 − K)/16 divider (Only UART mode)

  Accordingly, when the source clock frequency (fc) = 4.8 MHz, the input clock frequency = ϕT0, the frequency divider N (BR0CR<BR0S3:0>) = 7, K (BR0ADD<BR0K3:0>) = 3, and BR0CR<BR0ADDE> = 1, the baud rate in UART mode is as follows:

  * Clock state
    - System clock: High frequency (fc)
    - Clock gear: 1 (fc)
    - Prescaler clock: System clock

$$\text{Baud rate} = \frac{Fc/4}{7 + (16 - 3)/16} \div 16$$

$$= 4.8 \times 10^6 \div 4 \div (7 + 13/16) \div 16 = 9600 \text{ (bps)}$$

  Table 3.10.3 and 3.10.4 show examples of UART mode transfer rates.

  Additionally, the external clock input is available in the serial clock. (Serial channels 0 and 1). The method for calculating the baud rate is explained below:

  - In UART mode

    Baud rate = external clock input frequency ÷ 16

    It is necessary to satisfy (External clock input cycle) ≥ 4/fc

  - In I/O interface mode

    Baud rate = external clock input frequency

    It is necessary to satisfy (External clock input cycle) ≥ 16/fc

Not Recommended for New Design

Table 3.10.3 Transfer Rate Selection (when baud rate generator is used and BR0CR<BR0ADDE> = 0)

Unit (kbps)

fc [MHz]	Input Clock / Frequency Divider N (BR0CR<BR0S3:0>)	ϕT0	ϕT2	ϕT8	ϕT32
9.830400	2	76.800	19.200	4.800	1.200
↑	4	38.400	9.600	2.400	0.600
↑	8	19.200	4.800	1.200	0.300
↑	0	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
↑	A	19.200	4.800	1.200	0.300
14.745600	2	115.200	28.800	7.200	1.800
↑	3	76.800	19.200	4.800	1.200
↑	6	38.400	9.600	2.400	0.600
↑	C	19.200	4.800	1.200	0.300
19.6608	1	307.200	76.800	19.200	4.800
↑	2	153.600	38.400	93.600	2.400
↑	4	76.800	19.10	4.800	1.200
↑	8	38.400	9.600	2.400	0.600
↑	10	19.200	4.800	1.200	0.300
22.1184	3	115.200	28.800	7.200	1.800
24.576	1	384.000	96.000	24.000	6.000
↑	2	192.000	48.000	12.000	3.000
↑	4	96.000	24.000	6.000	1.500
↑	5	76.800	19.200	4.800	1.200
↑	8	48.000	12.000	3.000	0.750
↑	A	38.400	9.600	2.400	0.600
↑	10	24.000	6.000	1.500	0.375
27.0336	B	38.400	9.600	2.400	0.600
29.4912	1	460.800	115.200	28.800	7.200
↑	3	153.600	38.400	9.600	2.400
↑	4	115.200	28.800	7.200	1.800
↑	6	76.800	19.200	4.800	1.200
↑	9	51.200	12.800	3.200	1.800
↑	C	38.400	9.600	2.400	1.600
↑	F	30.720	7.680	1.920	1.480
↑	10	28.800	7.200	1.800	0.450
31.9488	D	38.400	9.600	2.400	0.600
34.4064	7	76.800	19.200	4.800	1.200

Note 1: Transfer rates in I/O interface mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc and the system clock is the prescaler clock input.

Timer out clock (TA0TRG) can be used for source clock of UART mode only.

Calculation method the frequency of TA0TRG

$$\text{Frequency of TA0TRG} = \text{Baud rate} \times 16$$

Note 1: The TMRA0 match detects signal cannot be used as the transfer clock in I/O interface mode.

Not Recommended for New Design

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

- In I/O interface mode

  In SCLK output mode with the setting SC0CR<IOC> = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

  In SCLK input mode with the setting SC0CR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SC0CR<SCLKS> register to generate the basic clock.

- In UART mode

  The SC0MOD0<SC1:0> setting determines whether the baud rate generator clock, the internal system clock f_{SYS}, the match detect signal from timer TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times – on the 7th, 8th, and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th, and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

(5) Receiving control

- In I/O interface mode

  In SCLK output mode with the setting SC0CR<IOC> = 0, the RXD0 signal is sampled on the rising or falling edge of the shift clock which is output on the SCLK0 pin, according to the SC0CR<SCLKS> setting.

  In SCLK input mode with the setting SC0CR<IOC> = 1, the RXD0 signal is sampled on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

- In UART mode

  The receiving control block has a circuit which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

  The values of the data bits that are received are also determined using the majority rule.

Not Recommended for New Design

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated. The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU has finished reading the contents of receiving buffer 2 (SC0BUF), more data can be received and stored in receiving buffer 1. However, if receiving buffer 2 (SC0BUF) has not been read completely before all the bits of the next data item are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SC0CR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wakeup function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

(7) Transmission counter

The transmission counter is a 4-bit binary counter which is used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.



Figure 3.10.4 Generation of the Transmission Clock

(8) Transmission controller

- In I/O interface mode

  In SCLK output mode with the setting SC0CR<IOC> = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising edge or falling edge of the shift clock which is output on the SCLK0 pin, according to the SC0CR<SCLKS> setting.

  In SCLK input mode with the setting SC0CR<IOC> = 1, the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

- In UART mode

  When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

Not Recommended for New Design

Handshake function

Use of $\overline{CTS0}$ pin allows data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake functions is enabled or disabled by the SC0MOD<CTSE> setting.

When the $\overline{CTS0}$ pin goes high on completion of the current data send, data transmission is halted until the $\overline{CTS0}$ pin goes low again. However, the INTTX0 interrupt is generated, it requests the next data send to the CPU. The next data is written in the transmission buffer and data sending is halted.

Although there is no $\overline{RTS}$ pin, a handshake function can easily be configured by assigning any port to perform the $\overline{RTS}$ function. The RTS should be output high to request send data halt after data receive is completed by software in the RXD interrupt routine.



Figure 3.10.5 Handshake Function



Note 1: If the $\overline{CTS}$ signal goes high during transmission, no more data will be sent after completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the $\overline{CTS}$ signal has fallen.

Figure 3.10.6 $\overline{CTS}$ (Clear to send) Timing

Not Recommended for New Design

(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU, in order one bit at a time starting with the least significant bit (LSB) and finishing with the most significant bit (MSB). When all the bits have been shifted out, the empty transmission buffer generates an INTTX0 interrupt.

(10) Parity control circuit

When SC0CR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SC0CR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-bit UART mode or in SC0MOD0<TB8> in 8-bit UART mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> in 7-bit UART mode or with SC0CR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SC0CR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

Following shows the overrun generating process flow example.

(Receiving interrupts routine)

(1) Read of receiving buffer
(2) Read of error flag
(3) If <OERR> = "1"

Then

A) Set to receiving enable write "0" to <RXE>
B) Wait end of now flame
C) Read of receiving buffer
D) Read of error flag
E) Set to receiving enable write "1" to <RXE>
F) Request transmission again

(4) Other process

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a framing error is generated.

Not Recommended for New Design

(12) Timing generation

a. In UART mode

Receiving

Mode	9 Bits (Note)	8 Bits + Parity (Note)	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	–	Center of last bit (Parity bit)	Center of stop bit
Overrun error timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit

Note: In 9-bit mode and 8 bits + parity mode, interrupts coincide with the 9th bit pulse. Thus, when servicing the interrupt, it is necessary to allow a 1-bit period to elapse (So that the stop bit can be transferred) in order to allow proper framing error checking.

Transmitting

Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt timing	Just before stop bit is transmitted	Just before last data bit is transmitted	Just before last data bit is transmitted

b. I/O interface

Transmission interrupt timing	SCLK output mode	Immediately after the last bit. (See Figure 3.10.19)
	SCLK input mode	Immediately after rise of last SCLK signal rising mode, or immediately after fall in falling mode. (See Figure 3.10.20)
Receiving interrupt timing	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC0BUF) (e.g., immediately after last SCLK). (See Figure 3.10.21)
	SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC0BUF) (e.g., immediately after last SCLK). (See Figure 3.10.22)

Not Recommended for New Design

3.10.3 SFRs

SC0MOD0 (0202H)

	7	6	5	4	3	2	1	0
Bit symbol	TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
Function	Transfer data bit8	Hand shake 0: CTS disable 1: CTS enable	Receive function 0: Receive disable 1: Receive enable	Wakeup function 0: Disable 1: Enable	Serial transmission mode 00: I/O interface Mode 01: 7-bit UART mode 10: 8-bit UART mode 11: 9-bit UART mode		Serial transmission clock (UART) 00: TMRA0 trigger 01: Baud rate generator 10: Internal clock f_{SYS} 11: External clcok (SCLK0 input)	

Serial transmission clock source (UART)

00	Timer TMRA0 match detect signal
01	Baud rate generator
10	Internal clock f_{SYS}
11	External clock (SCLK0 input)

Note: The clock selection for the I/O interface mode is controlled by the serial control register (SC0CR).

Serial transmission mode

00	I/O interface mode	
01	UART	7-bit mode
10		8-bit mode
11		9-bit mode

Wakeup function

	9-Bit UART	Other modes
0	Interrupt generated when data is received	Don't care
1	Interrupt generated only when SC0CR<RB8> = 1	

Receiving function

0	Receive disabled
1	Receive enabled

Handshake function ($\overline{CTS}$ pin)

0	Disabled (Always transferable)
1	Enabled

Transmission data bit8

Not Recommended for New Design

Figure 3.10.7 Serial Mode Control Register (Channel 0, SC0MOD0)

SC1MOD0 (020AH)

	7	6	5	4	3	2	1	0
Bit symbol	TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
Function	Transfer data bit8	Hand shake 0: CTS disable 1: CTS enable	Receive function 0: Receive disable 1: Receive enable	Wakeup function 0: Disable 1: Enable	Serial transmission mode 00: I/O interface mode 01: 7-bit UART mode 10: 8-bit UART mode 11: 9-bit UART mode		Serial transmission clock (UART) 00: TMRA0 trigger 01: Baud rate generator 10: Internal clock f_{SYS} 11: External clcok (SCLK1 input)	

Serial transmission clock source (UART)

00	Timer TMRA0 match detect signal
01	Baud rate generator
10	Internal clock f_{SYS}
11	External clock (SCLK1 input)

Note: The clock selection for the I/O interface mode is controlled by the serial control register (SC1CR).

Serial transmission mode

00	I/O interface mode	
01	UART	7-bit mode
10		8-bit mode
11		9-bit mode

Wakeup function

	9-Bit UART	Other modes
0	Interrupt generated when data is received	Don't care
1	Interrupt generated only when SC1CR<RB8> = 1	

Receiving function

0	Receive disabled
1	Receive enabled

Handshake function ($\overline{CTS}$ pin)

0	Disabled (Always transferable)
1	Enabled

Transmission data bit8

Not Recommended for New Design

Figure 3.10.8 Serial Mode Control Register (Channel 1, SC1MOD0)

SC0CR (0201H)

	7	6	5	4	3	2	1	0
Bit symbol	RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
Read/Write	R	R/W		R (Cleared to 0 when read.)			R/W	
After reset	Undefined	0	0	0	0	0	0	0
Function	Received data bit8	Parity 0: Odd 1: Even	Parity addition 0: Disable 1: Enable	1: Error			0: SCLK0  1: SCLK0 	0: Baud rate generator 1: SCLK0 pin input
				Overrun	Parity	Framing		

I/O interface input clock selection

0	Baud rate generator
1	SCLK0 pin input

Edge selection for SCLK pin

0	Transmits and receivers data on rising edge of SCLK0.	
1	Transmits and receivers data on falling edge SCLK0.	

Framing error flag
Parity error flag
Overrun error flag
} Cleared to 0 when read.

Parity addition enable

0	Disabled
1	Enabled

Even parity addition/check

0	Odd parity
1	Even parity

Received data bit8

Note: As all error flags are cleared after reading. Do not test only a single bit with a bit testing instruction.

Figure 3.10.9 Serial Control Register (Channel 0, SC0CR)

Not Recommended for New Design

SC1CR (0209H)

	7	6	5	4	3	2	1	0
Bit symbol	RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
Read/Write	R	R/W		R (Cleared to 0 when read.)			R/W	
After reset	Undefined	0	0	0	0	0	0	0
Function	Received data bit8	Parity 0: Odd 1: Even	Parity addition 0: Disable 1: Enable	1: Error			0: SCLK1  1: SCLK1 	0: Baud rate generator 1: SCLK1 pin input
				Overrun	Parity	Framing		

I/O interface input clock selection

0	Baud rate generator
1	SCLK0 pin input

Edge selection for SCLK pin

0	Transmits and receivers data on rising edge of SCLK1.	
1	Transmits and receivers data on falling edge SCLK1.	

Framing error flag
Parity error flag
Overrun error flag
} Cleared to 0 when read.

Parity addition enable

0	Disabled
1	Enabled

Even parity addition/check

0	Odd parity
1	Even parity

Received data bit8

Note: As all error flags are cleared after reading. Do not test only a single bit with a bit testing instruction.

Figure 3.10.10 Serial Control Register (Channel 1, SC1CR)

Not Recommended for New Design

BROCR (0203H)

	7	6	5	4	3	2	1	0
Bit symbol	−	BR0ADDE	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
Function	Received data bit8	+(16 − K)/16 division 0: Disable 1: Enable	00: φT0 01: φT2 10: φT8 11: φT32		Setting of the divided frequency			

+(16 − K)/16 division enable

0	Disable
1	Enable

Setting the input clock of baud rate generator

00	Internal clock φT0
01	Internal clock φT2
10	Internal clock φT8
11	Internal clock φT32

BR0ADD (0204H)

	7	6	5	4	3	2	1	0
Bit symbol					BR0K3	BR0K2	BR0K1	BR0K0
Read/Write					R/W			
After reset					0	0	0	0
Function					Sets frequency divisor K (divided by N = (16 − K)/16)			

Sets baud rate generator frequency divisor

	BR0CR<BR0ADDE> = 1		BR0CR<BR0ADDE> = 0
BR0CR <BR0S3:0> / DR0ADD <BR0K3:0>	0000 (N = 16) or 0001 (N = 1)	0000 (N = 2) or 1111 (N = 15)	0001 (N = 1) (Only UART) to 1111 (N = 15) 0000 (N = 16)
0000	Disable	Disable	Divided by N
0001 (K = 1) to 1111 (K = 15)	Disable	Divided by $N + \frac{16-K}{16}$	

Note1:Availability of +(16-K)/16 division function

N	UART mode	I/O mode
2 to 15	○	×
1 , 16	×	×

The baud rate generator can be set “1” in UART mode and disable +(16-K)/16 division function.Don’t use in I/O interface mode.

Note2:Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD<BR0K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR0ADD register do not affext operation, and undefined data is read from these unused bits.

Figure 3.10.11 Baud Rate Generator Control (Channel 0, BR0CR, BR0ADD)

Not Recommended for New Design

BR1CR (020BH)

	7	6	5	4	3	2	1	0
Bit symbol	–	BR1ADDE	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
Function	Received data bit8	+(16 − K)/16 division 0: Disable 1: Enable	00: φT0 01: φT2 10: φT8 11: φT32		Setting of the divided frequency			

+(16 − K)/16 division enable

0	Disable
1	Enable

Setting the input clock of baud rate generator

00	Internal clock φT0
01	Internal clock φT2
10	Internal clock φT8
11	Internal clock φT32

BR1ADD (020CH)

	7	6	5	4	3	2	1	0
Bit symbol					BR1K3	BR1K2	BR1K1	BR1K0
Read/Write					R/W			
After reset					0	0	0	0
Function					Sets frequency divisor K (divided by N = (16 − K)/16)			

Sets baud rate generator frequency divisor

	BR0CR<BR1ADDE> = 1		BR1CR<BR1ADDE> = 0
BR1CR <BR1S3:0> / DR1ADD <BR1K3:0>	0000 (N = 16) or 0001 (N = 1)	0000 (N = 2) or 1111 (N = 15)	0001 (N = 1) (Only UART) to 1111 (N = 15) 0000 (N = 16)
0000	Disable	Disable	Divided by N
0001 (K = 1) to 1111 (K = 15)	Disable	Divided by $N + \frac{16-K}{16}$	

Note1:Availability of +(16-K)/16 division function

N	UART mode	I/O mode
2 to 15	○	×
1 , 16	×	×

The baud rate generator can be set “1” in UART mode and disable +(16-K)/16 division function.Don’t use in I/O interface mode.

Note2:Set BR1CR <BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD<BR1K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR1ADD register do not affext operation, and undefined data is read from these unused bits.

Figure 3.10.12 Baud Rate Generator Control (Channel 1, BR1CR, BR1ADD)

Not Recommended for New Design

SC0BUF (0200H)

7	6	5	4	3	2	1	0	
TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0	(Transmission)
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	(Receiving)

Note: Prohibit read-modify-write for SC0BUF.

Figure 3.10.13 Serial Transmission/Receiving Buffer Registers (Channel 0, SC0BUF)

SC0MOD1 (0205H)

	7	6	5	4	3	2	1	0
Bit symbol	I2S0	FDPX0						STSEN0
Read/Write	R/W	R/W						W
After reset	0	0						1
Function	IDLE2 0: Stop 1: Run	Duplex 0: Half 1: Full						STS0 0: Enable 1: Disable

Figure 3.10.14 Serial Mode Control Register 1 (Channel 0, SC0MOD1)

SC1BUF (0208H)

7	6	5	4	3	2	1	0	
TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0	(Transmission)
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	(Receiving)

Note: Prohibit read-modify-write for SC1BUF.

Figure 3.10.15 Serial Transmission/Receiving Buffer Registers (Channel 1, SC1BUF)

SC1MOD1 (020DH)

	7	6	5	4	3	2	1	0
Bit symbol	I2S1	FDPX1						STSEN1
Read/Write	R/W	R/W						W
After reset	0	0						1
Function	IDLE2 0: Stop 1: Run	Duplex 0: Half 1: Full						STS1 0:Enable 1:Disable

Figure 3.10.16 Serial Mode Control Register 1 (Channel 1, SC1MOD1)

Not Recommended for New Design

3.10.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input external synchronous clock SCLK.



Figure 3.10.17 Example of SCLK Output Mode Connection



Figure 3.10.18 Example of SCLK Input Mode Connection

Not Recommended for New Design

a. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the transmission buffer.

When all the data has been output, INTES0<ITX0C> is set to 1, causing an INTTX0 interrupt to be generated.



Figure 3.10.19 Transmitting Operation in I/O Interface Mode (SCLK0 output mode)
(Channel 0)

In SCLK input mode, 8-bit data is output on the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU.

When all the data has been output, INTES0<ITX0C> is set to 1, causing an INTTX0 interrupt to be generated.



Figure 3.10.20 Transmitting Operation in I/O Interface Mode (SCLK0 input mode)
(Channel 0)

Not Recommended for New Design

b. Receiving

In SCLK output mode the synchronous clock is output on the SCLK0 pin and the data is shifted to receiving buffer 1. This is initiated when the receive interrupt flag INTES0<IRX0C> is cleared as the received data is read. When 8-bit data is received, the data is transferred to receiving buffer 2 (SC0BUF) following the timing shown below and INTES0<IRX0C> is set to 1 again, causing an INTRX0 interrupt to be generated.

Setting SC0MOD0<RXE>to 1 initiates SCLK0 output.



Figure 3.10.21 Receiving Operation in I/O Interface Mode (SCLK0 output mode)
(Channel 0)

In SCLK input mode the data is shifted to receiving buffer 1 when the SCLK input goes active. The SCLK input goes active when the receive interrupt flag INTES0<IRX0C> is cleared as the received data is read. When 8-bit data is received, the data is shifted to receiving buffer 2 (SC0BUF) following the timing shown below and INTES0<IRX0C> is set to 1 again, causing an INTRX0 interrupt to be generated.



Figure 3.10.22 Receiving Operation in I/O Interface Mode (SCLK0 input mode)
(Channel 0)

Note: The system must be put in the receive enable state (SCMOD0<RXE> = 1) before data can be received.

Not Recommended for New Design

c. Transmission and receiving (Full duplex mode)

When full duplex mode is used, set the receive interrupt level to 0 and set enable the level of transmit interrupt. Ensure that the program which transmits the interrupt reads the receiving buffer before setting the next transmit data.

The following is an example of this:

Example: Channel 0, SCLK output
Baud rate = 9600 bps
fc = 14.7456 MHz

* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: f_{FPH}

Main routine

	7	6	5	4	3	2	1	0	
									Set the INTTX0 level to 1.
INTES0	0	0	0	1	0	0	0	0	Set the INTRX0 level to 0.
P8CR	–	–	–	–	–	1	0	1	Set P80, P81, and P82 to function as the TXD0, RXD0, and SCLK0 pins respectively.
P8FC	–	–	–	–	–	1	–	1	
SC0MOD0	0	0	0	0	0	0	0	0	Select I/O interface mode.
SC0MOD1	1	1	0	0	0	0	0	0	Select full duplex mode.
SC0CR	0	0	0	0	0	0	0	0	SCLK_out, transmit on negative edge, receive on positive edge.
BR0CR	0	0	1	1	0	0	1	1	Baud rate = 9600 bps.
SC0MOD0	0	0	1	0	0	0	0	0	Enable receiving.
SC0BUF	*	*	*	*	*	*	*	*	Set the transmit data and start.

INTTX0 interrupt routine

Acc	SC0BUF								Read the receiving buffer.
SC0BUF	–	–	X	X	–	1	X	X	Set the next transmit data.

X: Don't care, –: No change

Not Recommended for New Design

(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting the serial channel mode register SC0MOD0<SM1:0> field to 01.

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SC0CR<PE> bit; whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (Enabled).

Setting example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to channel 0.



* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: System clock

	7 6 5 4 3 2 1 0	
P8CR	← – – – – – – – 1	Set P80 to function as the TXD0 pin.
P8FC	← – – – – – – – 1	
SC0MOD	← X 0 – X 0 1 0 1	Select 7-bit UART mode.
SC0CR	← X 1 1 X X X 0 0	Add even parity.
BR0CR	← 0 0 1 0 0 1 0 1	Set the transfer rate to 2400 bps.
INTES0	← 1 1 0 0 – – – –	Enable the INTTX0 interrupt and set it to interrupt level 4.
SC0BUF	← * * * * * * * *	Set data for transmission.

X: Don't care, –: No change

(3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SC0MOD0<SM1:0> to 10. In this mode a parity bit can be added (Use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (Enabled).

Setting example: When receiving data of the following format, the control registers should be set as described below.

Not Recommended for New Design

* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: System clock

Main settings

```
            7 6 5 4 3 2 1 0
P8CR      ← – – – – – – 0 –     Set P80 to function as the TXD0 pin.
SC0MOD    ← – 0 1 X 1 0 0 1     Enable receiving in 8-bit UART mode.
SC0CR     ← X 0 1 X X X 0 0     Add even parity.
BR0CR     ← 0 0 0 1 0 1 0 1     Set the transfer rate to 9600 bps.
INTES0    ← – – – – 1 1 0 0     Enable the INTTX0 interrupt and set it to interrupt level 4.
```

Interrupt processing

```
Acc       ← SC0CR AND 00011100  } Check for errors.
if Acc    ≠ 0 then ERROR        }
Acc       ← SC0BUF              Read the received data.
```

X: Don't care, –: No change

(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SC0MOD0<SM1:0> to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is written to SC0MOD0<TB8>. In the case of receiving it is stored in SC0CR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SC0BUF data.

Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SC0MOD0<WU> to 1. The interrupt INTRX0 can only be generated when <RB8> = 1.



Note: The TXD pin of each slave controller must be in open-drain output mode.

Figure 3.10.23 Serial Link Using Wakeup Function

Not Recommended for New Design

Protocol

a. Select 9-bit UART mode on the master and slave controllers.

b. Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.

c. The master controller transmits data one frame at a time. Each frame includes an 8-bit select code which identifies a slave controller. The MSB (Bit8) of the data (<TB8>) is set to 1.



d. Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The controller whose code matches clears its WU bit to 0.

e. The master controller transmits data to the specified slave controller (The controller whose SC0MOD<WU> bit has been cleared to 0). The MSB (Bit8) of the data (<TB8>) is cleared to 0.

f. The other slave controllers (Whose <WU> bits remain at 1) ignore the received data because their MSBs (Bit8 or <RB8>) are set to 0, disabling INTRX0 interrupts.
The slave controller whose WU bit = 0 can also transmit to the master controller. In this way it can signal the master controller that the data transmission from the master controller has been completed.

Not Recommended for New Design

Setting example: To link two slave controllers serially with the master controller using the internal clock f_{SYS} as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 only is used for the purposes of this explanation.

- Setting the master controller

Main

```
P8CR     ← – – – – – – 0 1
P8FC     ← – – – – – – X 1
INTES0   ← 1 1 0 0 1 1 0 1
SC0MOD0  ← 1 0 1 0 1 1 1 0
SC0BUF   ← 0 0 0 0 0 0 0 1
```

Set P80 and P81 to function as the TXD0 and RXD0 pins respectively.
Enable the INTTX0 interrupt and set it to interrupt level 4.
Enable the INTRX0 interrupt and set it to interrupt level 5.
Set f_{SYS} as the transmission clock for 9-bit UART mode.
Set the select code for slave controller 1.

INTTX0 interrupt

```
SC0MOD0  ← 0 – – – – – – –
SC0BUF   ← * * * * * * * *
```

Set TB8 to TB0.
Set data for transmission.

- Setting the slave controller

Main

```
P8CR     ← – – – – – – 0 1
P8FC     ← – – – – – – X 1
ODE      ← X X X X X X – 1
INTES0   ← 1 1 0 1 1 1 1 0
SC0MOD0  ← 0 0 1 1 1 1 1 0
```

Select P81 and P80 to function as the RXD0 and TXD0 pins respectively (Open-drain output).
Enable INTRX0 and INTTX0.
Set <WU> to 1 in 9-bit UART transmission mode using f_{SYS} as the transfer clock.

INTRX0 interrupt

```
Acc ← SC0BUF
if Acc = Select code
then SC0MOD0 ← – – – 0 – – – –
```

Clear<WU> to 0.

Not Recommended for New Design

3.11 Analog/Digital Converter

The TMP91C829 incorporates a 10-bit successive approximation type analog/digital converter (AD converter) with 8-channel analog input.

Figure 3.11.1 is a block diagram of the AD converter. The 8-channel analog input pins (AN0 to AN7) are shared with the input-only port, port A and can thus be used as an input port.

Note: When IDLE2, IDLE1 or STOP mode is selected, so as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.



Figure 3.11.1 Block Diagram of AD Converter

Not Recommended for New Design

3.11.1 Analog/Digital Converter Registers

The AD converter is controlled by the two AD mode control registers: ADMOD0 and ADMOD1. The eight AD conversion data upper and lower registers (ADREG04H/L, ADREG15H/L, ADREG26H/L, and ADREG37H/L) store the results of AD conversion.

Figure 3.11.2 shows the registers related to the AD converter.

AD Mode Control Register 0

ADMOD0 (02B0H)	7	6	5	4	3	2	1	0
Bit symbol	EOCF	ADBF	–	–	ITM0	REPEAT	SCAN	ADS
Read/Write	R		R/W					
After reset	0	0	0	0	0	0	0	0
Function	AD conversion end flag 0: Conversion in progress 1: Conversion complete	AD conversion busy flag 0: Conversion stopped 1: Conversion in progress	Always write "0".	Always write "0".	Interrupt specification in conversion channel fixed repeat mode 0: Every conversion 1: Every fourth conversion	Repeat mode specification 0: Single conversion 1: Repeat conversion mode	Scan mode specification 0: Conversion channel fixed mode 1: Conversion channel scan mode	AD conversion start 0: Don't care 1: Start conversion Always "0" when read.

AD conversion start

0	Don't care
1	Start AD conversion

Note: Always read as 0.

AD scan mode setting

0	AD conversion channel fixed mode
1	AD conversion channel scan mode

AD repeat mode setting

0	AD single conversion mode
1	AD repeat conversion mode

Specify AD conversion interrupt for channel fixed repeat conversion mode

	Channel fixed repeat conversion mode <SCAN> = 0, <REPEAT> = 1
0	Generates interrupt every conversion.
1	Generates interrupt every fourth conversion.

AD conversion busy flag

0	AD conversion stopped
1	AD conversion in progress

AD conversion end flag

0	Before or during AD conversion
1	AD conversion complete

Not Recommended for New Design

Figure 3.11.2 AD Converter Related Register

AD Mode Control Register 1

		7	6	5	4	3	2	1	0
ADMOD1 (02B1H)	Bit symbol	VREFON	I2AD			ADTRGE	ADCH2	ADCH1	ADCH0
	Read/Write	R/W	R/W			R/W			
	After reset	0	0			0	0	0	0
	Function	VREF application control 0: OFF 1: ON	IDLE2 0: Stop 1: Operate			AD external trigger start control 0: Disable 1: Enable	Analog input channel selection.		

Analog input channel selection

<ADCH2:0> \ <SCAN>	0 (Channel fixed)	1 (Channel scanned)
000	AN0	AN0
001	AN1	AN0 → AN1
010	AN2	AN0 → AN1 → AN2
011	AN3	AN0 → AN1 → AN2 → AN3
100	AN4	AN4
101	AN5	AN4 → AN5
110	AN6	AN4 → AN5 → AN6
111	AN7	AN4 → AN5 → AN6 → AN7

AD conversion start control by external trigger ($\overline{ADTRG}$ input)

0	Disabled
1	Enabled

IDLE2 control

0	Stopped
1	In operation

Control of application of reference voltage to AD converter

0	OFF
1	ON

Before starting conversion (before writing 1 to ADMOD0<ADS>), set the <VREFON> bit to 1.

AD Mode Control Register 2

		7	6	5	4	3	2	1	0
ADMOD2 (2B2H)	Bit symbol	ADM27	ADM26	ADM25	ADM24	ADM23	ADM22	ADM21	ADM20
	Read/Write	R/W							
	After reset	0	0	0	1	0	0	0	1
	Function	Please write 1E							

AD Mode Control Register 3

		7	6	5	4	3	2	1	0
ADMOD3 (2B3H)	Bit symbol	ADM37	ADM36	ADM35	ADM34	ADM33	ADM32	ADM31	ADM30
	Read/Write	R/W							
	After reset	1	1	0	0	1	1	1	1
	Function	Please write CF							

Figure 3.11.3 AD Converter Related Register

Not Recommended for New Design

AD Conversion Data Lower Register 0/4

		7	6	5	4	3	2	1	0
ADREG04L (02A0H)	Bit symbol	ADR01	ADR00						ADR0RF
	Read/Write	R							R
	After reset	Undefined							0
	Function	Stores lower 2 bits of AD conversion result.							AD conversion data storage flag 1: Conversion result stored

AD Conversion Data Upper Register 0/4

		7	6	5	4	3	2	1	0
ADREG04H (02A1H)	Bit symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
	Read/Write	R							
	After reset	Undefined							
	Function	Stores upper 8 bits AD conversion result.							

AD Conversion Data Lower Register 1/5

		7	6	5	4	3	2	1	0
ADREG15L (02A2H)	Bit symbol	ADR11	ADR10						ADR1RF
	Read/Write	R							R
	After reset	Undefined							0
	Function	Stores lower 2 bits of AD conversion result.							AD conversion result flag 1: Conversion result stored

AD Conversion Data Upper Register 1/5

		7	6	5	4	3	2	1	0
ADREG15H (02A3H)	Bit symbol	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
	Read/Write	R							
	After reset	Undefined							
	Function	Stores upper 8 bits AD conversion result.							



- Bits 5 to 1 are always read as 1.
- Bit0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.11.4 AD Converter Related Registers

Not Recommended for New Design

AD Conversion Result Lower Register 2/6

		7	6	5	4	3	2	1	0
ADREG26L (02A4H)	Bit symbol	ADR21	ADR20						ADR2RF
	Read/Write	R							R
	After reset	Undefined							0
	Function	Stores lower 2 bits of AD conversion result.							AD conversion data storage flag 1: Conversion result stored

AD Conversion Data Upper Register 2/6

		7	6	5	4	3	2	1	0
ADREG26H (02A5H)	Bit symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
	Read/Write	R							
	After reset	Undefined							
	Function	Stores upper 8 bits of AD conversion result.							

AD Conversion Data Lower Register 3/7

		7	6	5	4	3	2	1	0
ADREG37H (02A6H)	Bit symbol	ADR31	ADR30						ADR3RF
	Read/Write	R							R
	After reset	Undefined							0
	Function	Stores lower 2 bits of AD conversion result.							AD date storage 1: Conversion result stored

AD Conversion Result Upper Register 3/7

		7	6	5	4	3	2	1	0
ADREG37H (02A7H)	Bit symbol	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
	Read/Write	R							
	After reset	Undefined							
	Function	Stores upper 8 bits of AD conversion result.							



- Bits 5 to 1 are always read as 1.
- Bit0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.11.5 AD Converter Related Registers

Not Recommended for New Design

3.11.2 Description of Operation

(1) Analog reference voltage

A high-level analog reference voltage is applied to the VREFH pin; a low-level analog reference voltage is applied to the VREFL pin. To perform AD conversion, the reference voltage, the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, write a 0 to ADMOD1<VREFON> in AD mode control register 1. To start AD conversion in the off state, first write a 1 to ADMOD1<VREFON>, wait 3 μs until the internal reference voltage stabilizes (This is not related to fc.), then set ADMOD0<ADS> to 1.

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMOD0<SCAN> = 0)
  Setting ADMOD1<ADCH2:0> selects one of the input pins AN0 to AN7 as the input channel.
- In analog input channel scan mode (ADMOD0<SCAN> = 1)
  Setting ADMOD1<ADCH2:0> selects one of the eight scan modes.

Table 3.11.1 illustrates analog input channel selection in each operation mode.

On a reset, ADMOD0<SCAN> is set to 0 and ADMOD1<ADCH2:0> is initialized to 000. Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

Table 3.11.1 Analog Input Channel Selection

<ADCH2:0>	Channel Fixed <SCAN> = 0	Channel Scan <SCAN> = 1
000	AN0	AN0
001	AN1	AN0 → AN1
010	AN2	AN0 → AN1 → AN2
011	AN3	AN0 → AN1 → AN2 → AN3
100	AN4	AN4
101	AN5	AN4 → AN5
110	AN6	AN4 → AN5 → AN6
111	AN7	AN4 → AN5 → AN6 → AN7

(3) Starting AD conversion

To start AD conversion, write a 1 to ADMOD0<ADS> in AD mode control register 0 or ADMOD1<ADTRGE> in AD mode control register 1, pull the $\overline{\text{ADTRG}}$ pin input from high to low. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to 1, indicating that AD conversion is in progress.

Writing a 1 to ADMOD0<ADS> during AD conversion restarts conversion. At that time, to determine whether the AD conversion results have been preserved, check the value of the conversion data storage flag ADREGxL<ADRxRF>.

During AD conversion, a falling edge input on the $\overline{\text{ADTRG}}$ pin will be ignored.

Not Recommended for New Design

(4) AD conversion modes and the AD conversion end interrupt

The four AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Chanel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPEAT> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD coversion triggers an INTAD AD conversion end interrupt request. Also, ADMOD0<EOCF> will be set to 1 to indicate that AD conversion has been completed.

a. Channel fixed single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 00 selects conversion channel fixed single conversion mode.

In this mode data on one specified channel is converted once only. When the conversion has been completed, the ADMOD0<EOCF> flag is set to 1, ADMOD0<ADBF> is cleared to 0, and an INTAD interrupt request is generated.

b. Channel scan single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 01 selects conversion channel scan single conversion mode.

In this mode data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to 1, ADMOD0<ADBF> is cleared to 0, and an INTAD interrupt request is generated.

c. Channel fixed repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 10 selects conversion channel fixed repeat conversion mode.

In this mode data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to 1 and ADMOD0<ADBF> is not cleared to 0 but held at 1. INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Setting <ITM0> to 0 generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to 1 generates an interrupt request on completion of every fourth conversion.

Not Recommended for New Design

d. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 11 selects conversion channel scan repeat conversion mode.

In this mode data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to 1 and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to 0 but held at 1.

To stop conversion in a repeat conversion mode (e.g., in cases of c and d), write a 0 to ADMOD0<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMOD0<ADBF> is cleared to 0.

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to 0, IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases of c and d), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases of a and b), conversion does not restart when the halt is released (The converter remains stopped).

Table 3.11.2 shows the relationship between the AD conversion modes and interrupt requests.

Table 3.11.2 Relationship between AD Conversion Modes and Interrupt Requests

Mode	Interrupt Request Generation	ADMOD0		
		<ITM0>	<REPEAT>	<SCAN>
Channel fixed single conversion mode	After completion of conversion	X	0	0
Channel scan single conversion mode	After completion of scan conversion	X	0	1
Channel fixed repeat conversion mode	Every conversion	0	1	0
	Every forth conversion	1		
Channel scan repeat conversion mode	After completion of every scan conversion	X	1	1

X: Don't care

(5) AD conversion time

84 states (4.7 μs at f_{FPH} = 36 MHz) are required for the AD conversion of one channel.

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG04H/L to ADREG37H/L) store the results of AD conversion. (ADREG04H/L to ADREG37H/L are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers ADREG04H/L to ADREG37H/L. In other modes the AN0 and AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7 conversion results are stored in ADREG04H/L, ADREG15H/L, ADREG26H/L, and ADREG37H/L respectively.

Table 3.11.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Not Recommended for New Design

Table 3.11.3 Correspondence between Analog Input Channels and AD Conversion Result Registers

Analog Input Channel (Port A)	AD Conversion Result Register	
	Conversion Modes Other than at Right	Channel Fixed Repeat Conversion Mode (every 4 th conversion)
AN0	ADREG04H/L	ADREG04H/L → ADREG15H/L → ADREG26H/L → ADREG37H/L
AN4		
AN1	ADREG15H/L	
AN5		
AN2	ADREG26H/L	
AN6		
AN3	ADREG37H/L	
AN7		

<ADRxRF>, bit0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to 1. When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to 0.

Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to 0.

Setting example:

a. Convert the analog input voltage on the AN3 pin and write the result, to memory address 0800H using the AD interrupt (INTAD) processing routine.

Main routine:

```
                7 6 5 4 3 2 1 0
INTE0AD   ← X 1 0 0 - - - -     Enable INTAD and set it to interrupt level 4.
ADMOD1    ← 1 1 X X 0 0 1 1     Set pin AN3 to be the analog input channel.
ADMOD0    ← X X 0 0 0 0 0 1     Start conversion in channel fixed single conversion mode.
```

Interrupt routine processing example:

```
WA        ← ADREG37     Read value of ADREG37L and ADREG37H into 16-bit
                        general-purpose register WA.
WA        > > 6         Shift contents read into WA six times to right and zero fill upper
                        bits.
(0800H)   ← WA          Write contents of WA to memory address 0800H.
```

b. This example repeatedly converts the analog input voltages on the three pins AN0, AN1, and AN2, using channel scan repeat conversion mode.

```
INTE0AD   ← X 0 0 0 - - - -     Disable INTAD.
ADMOD1    ← 1 1 X X 0 0 1 0     Set pins AN0 to AN2 to be the analog input channels.
ADMOD0    ← X X 0 0 0 1 1 1     Start conversion in channel scan repeat conversion mode.
```

X: Don't care, –: No change

Not Recommended for New Design

3.12 Watchdog Timer (Runaway detection timer)

The TMP91C829 features a watchdog timer for detecting runaway.

The watchdog timer (WDT) is used to return the CPU to normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset. (The level of external $\overline{\text{RESET}}$ pin is not changed.)

3.12.1 Configuration

Figure 3.12.1 is a block diagram of the watchdog timer (WDT).



Figure 3.12.1 Block Diagram of Watchdog Timer

Note: The watchdog timer cannot operate by disturbance noise in some case.
Take care when design the device.

Not Recommended for New Design

The watchdog timer consists of a 22-stage binary counter which uses the system clock (f_{SYS}) as the input clock. The binary counter can output $f_{SYS}/2^{15}$, $f_{SYS}/2^{17}$, $f_{SYS}/2^{19}$ and $f_{SYS}/2^{21}$.



Figure 3.12.2 Normal Mode

The runaway is detected when an overflow occurs, and the watchdog timer can reset device. In this case, the reset time will be between 22 and 29 states (19.6 to 25.8 μs at f_{FPH} = 36MHz, f_{OSCH} = 2.25 state) is $f_{FPH}/2$, where f_{FPH} is generated by dividing the high-speed oscillator clock (f_{OSCH}) by sixteen through the clock gear function.



Figure 3.12.3 Reset Mode

Not Recommended for New Design

3.12.2 Control Registers

The watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

(1) Watchdog timer mode register (WDMOD)

a. Setting the detection time for the watchdog timer in <WDTP>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. On a reset this register is initialized to WDMOD<WDTP1:0> = 00.

The detection times for WDT are shown in Figure 3.12.4.

b. Watchdog timer enable/disable control register <WDTE>

On a reset WDMOD<WDTE> is initialized to 1, enabling the watchdog timer. To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the watchdog timer control register <WDCR>. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to 1.

c. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR>is initialized to 0 on a reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

- Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

```
WDMOD   ← 0 - - - - - - -   Clear WDMOD<WDTE> to 0.
WDCR    ← 1 0 1 1 0 0 0 1   Write the disable code (B1H).
```

- Enable control

Set WDMOD<WDTE> to 1.

- Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

```
WDCR    ← 0 1 0 0 1 1 1 0   Write the clear code (4EH).
```

Note1: If it is used disable control, set the disable code (B1H) to WDCR after write the clear code (4EH) once. (Please refer to setting example.)

Note2: If it is changed Watchdog timer setting, change setting after set to disable condition once.

Not Recommended for New Design

WDMOD (0300H)

	7	6	5	4	3	2	1	0
Bit symbol	WDTE	WDTP1	WDTP0			I2WDT	RESCR	–
Read/Write	R/W	R/W				R/W		R/W
After reset	1	0	0			0	0	0
Function	WDT control 1: Enable	Select detecting time 00: $2^{15}/f_{SYS}$ 01: $2^{17}/f_{SYS}$ 10: $2^{19}/f_{SYS}$ 11: $2^{21}/f_{SYS}$				IDLE2 0: Stop 1: Operate	1: Internally connects WDL out to the reset pin	Always write “0”.

Watchdog timer out control

0	–
1	Connects WDT out to a reset

IDLE2 control

0	Stop
1	Operation

Watchdog timer detection time fc = 36 MHz

SYSCR1 Gear Value <GEAR2:0>	Watchdog Timer Detection Time WDMOD<WDTP1:0>			
	00	01	10	11
000 (fc)	1.82 ms	7.28 ms	29.13 ms	116.51 ms
001 (fc/2)	3.64 ms	14.56 ms	58.25 ms	233.02 ms
010 (fc/4)	7.28 ms	29.13 ms	116.51 ms	466.03 ms
011 (fc/8)	14.56 ms	58.25 ms	232.02 ms	932.07 ms
100 (fc/16)	29.13 ms	116.51 ms	466.03 ms	1864.14 ms

Watchdog timer enable/disable control

0	Disabled
1	Enabled

Figure 3.12.4 Watchdog Timer Mode Register

WDCR (0301H)

Read -modify -write instruction is prohibited

	7	6	5	4	3	2	1	0
Bit symbol	–							
Read/Write	W							
After reset	–							
Function	B1H: WDT disable code 4EH: WDT clear code							

Disable/clear WDT

B1H	Disable code
4EH	Clear code
Others	Don’t care

Figure 3.12.5 Watchdog Timer Control Register

Not Recommended for New Design

3.12.3 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1:0> has elapsed. The watchdog timer must be zero cleared in software before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (Runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an anti-mulfunction program. By connecting the watchdog timer out pin to a peripheral device's reset input, the occurrence of a CPU malfunction can also be relayed to other devices.

The watch dog timer works immediately after reset.

The watchdog timer does not operate in IDLE1 or STOP mode, as the binary counter continues counting during bus release (When $\overline{\text{BUSAK}}$ goes low).

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.

Example: a. Clear the binary counter.

```
WDCR    ← 0 1 0 0 1 1 1 0    Write the clear code (4EH).
```

b. Set the watchdog timer detection time to $2^{17}/f_{SYS}$.

```
WDMOD   ← 1 0 1 - - - - -
```

c. Disable the watchdog timer.

```
WDMOD   ← 0 - - - - - X X    Clear WDTE to 0.
WDCR    ← 1 0 1 1 0 0 0 1    Write the disable code (B1H).
```

Not Recommended for New Design

3.13 Multi Vector Control

3.13.1 Multi Vector Controller

(1) Outline

By rewriting the value of multi vector control register (MVEC0 and MVEC1), a vector table is arbitrarily movable.

(2) Control register

The amount of 228 bytes become an interruption vector area from the value set as vector control register (MVEC0 and MVEC1).

Vector control register composition

		7	6	5	4	3	2	1	0
MVEC0 (00AEH)	Bit symbol	VEC7	VEC6	VEC5	VEC4	VEC3	VEC2	VEC1	VEC0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	After reset	1	1	1	1	1	1	1	1
	Function	Vector address A15 to A8							

		7	6	5	4	3	2	1	0
MVEC1 (00AFH)	Bit symbol	VEC15	VEC14	VEC13	VEC12	VEC11	VEC10	VEC9	VEC8
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	After reset	1	1	1	1	1	1	1	1
	Function	Vector address A23 to A16							

Circuit composition



Note: Write MVEC1, MVEC0 after making an interruption prohibition state.

Not Recommended for New Design

3.13.2 Multi Boot Mode

(1) Outline

The TMP91C829 has multi boot mode available as an on-board programming operation mode. When in multi boot mode, the boot ROM is mapped into memory space. This boot ROM is a mask ROM that contains a program to rewrite the flash memory on board.

Rewriting is accomplished by connecting the TMP91C829's SIO and the programming tool (Controller) and then sending commands from the controller to the target board.

The boot program included in the boot ROM only has the function of a loader for transferring program data from an external source into the device's internal RAM.

Rewriting can be performed by UART. From 1000H to 105FH in device's internal RAM is work area of boot program. Don't transfer program data in this work area.

Figure 3.12.1 shows an example of how to connect the programming controller and the target board (when ROM has 16-bit data bus).



Figure 3.13.1 Example for Connecting Units for On-board Programming

(2) Mode setting

To execute on-board programming, start the TMP91C829 in multi boot mode. Settings necessary to start up in multi boot mode are shown below.

$\overline{BOOT}$ = L

$\overline{RESET}$ = ↑

After setting the $\overline{BOOT}$ pin each to the above conditions and a $\overline{RESET}$, the TMP91C829 start up in multi boot mode.

Not Recommended for New Design

(3) Memory map

Figure 3.12.2 shows memory maps for multi chip and multi boot modes. When start up in multi boot mode, internal boot ROM is mapped in FFF800H address, the boot program starts up.

When start up in multi chip mode, internal boot ROM is mapped in 1F800H address, it can be made to operate arbitrarily by the user. Program starting address is 1F800H.



Figure 3.13.2 TMP91C829 Memory Map

Not Recommended for New Design

(4) SIO interface specifications

The following shows the SIO communication format in multi boot mode.

Before on-board programming can be executed, the communication format on the programming controller side must also be setup in the same way as for the TMP91C829.

Note that although the default baud rate is 9600 bps, it can be changed to other values as shown in Table 3.13.3.

Serial transfer mode:	UART (Asynchronous communication) mode, full-duplex communication.
Data length:	8 bits.
Parity bit:	None.
STOP bit:	1 bit.
Handshake:	Microcontroller (P83) → Programming controller.
Baud rate (Default):	9600 bps.

(5) SIO data transfer format

Table 3.13.1 through 3.13.6 show supported frequencies, data transfer format, baud rate modification commands, operation commands, version management information, and frequency measurement result with data store location, respectively.

Also refer to the description of boot program operation in the latter pages of this manual as you read these tables.

Table 3.13.1 Supported Frequencies

16.000 MHz	20.000 MHz	22.579 MHz	25.000 MHz	32.000 MHz	33.868 MHz	36.000 MHz

Table 3.13.2 Transfer Format

	Number of Bytes Transferred	Transfer Data from Controller to TMP91C829	Baud Rate	Transfer Data from TMP91C829 to Controller
Boot ROM	1st byte	Matching data (5AH)	9600 bps	– (Frequency measurement and baud rate auto set)
	2nd byte	–	9600 bps	OK: Echo back data (5AH) Error: Nothing transmitted
	3rd byte : 6th byte	–	9600 bps	Version management information (See Table 3.13.5)
	7th byte	–	9600 bps	Frequency information (See Table 3.13.6)
	8th byte 9th byte	Baud rate modification command (See Table 3.13.3) –	9600 bps 9600 bps	– OK: Echo back data Error: Error code X 3
	10th byte : n'th – 4 byte	User program extended Intel Hex format (Binary)	Changed new baud rate	Error: Operation stop by checksum error
	n'th – 3 byte	–	Changed new baud rate	OK: SUM (High) (See (6) (iii) Notes on SUM)
	n'th – 2 byte	–	Changed new baud rate	OK: SUM (Low)
	n'th – 1 byte n'th byte	User program start command (C0H) (See Table 3.13.4) –	Changed new baud rate Changed new baud rate	– OK: Echo back data (C0H) Error: Error code X 3
RAM	–	JUMP to user program start address		

Error code X 3 means sending an error code three times. Example, when error code is 62H, TMP91C829 sends 62H three times. About error code, see (6)(b) Error code.

Not Recommended for New Design

Table 3.13.3 Baud Rate Modification Command

Baud Rate (bps)	9600	19200	38400	57600	115200
Modification Command	28H	18H	07H	06H	03H

Table 3.13.4 Operation Command

Operation Command	Operation
C0H	Start user program

Table 3.13.5 Version Management Information

Version Information	ASCII code
FRM1	46H, 52H, 4DH, 31H

Table 3.13.6 Frequency Measurement Result Data

Frequency of Resonator (MHz)	16.000	20.000	22.579	25.000	32.000	33.868	36.000
1000H (RAM store address)	00H	01H	02H	03H	04H	05H	06H

(6) Description of SIO boot program operation

When you start the TMP91C829 in multi BOOT mode, the boot program starts up. The boot program provides the RAM loader function described below.

RAM loader

The RAM loader transfers the data sent from the controller in extended Intel Hex format into the internal RAM. When the transfer has terminated normally, the RAM loader calculates the SUM and sends the result to the controller before it starts executing the user program. The execution start address is the first address received. This RAM loader function provides the user's own way to control on-board programming.

To execute on-board programming in the user program, you need to use the flash memory command sequence to be connected. (Must be matched to the flash memory addresses in multi boot mode.)

a. Operational procedure of RAM loader

1. Connect the serial cable. Make sure to perform connection before resetting the microcontroller.
2. Set the $\overline{\text{BOOT}}$ pin to "boot" and reset the microcontroller.
3. The receive data in the 1st byte is the matching data. When the boot program starts in multi boot mode, it goes to a state in which it waits for the matching data to receive. Upon receiving the matching data, it automatically adjusts the serial channels' initial baud rate to 9600 bps. The matching data is 5AH.
4. The 2nd byte is used to echo back 5AH to the controller upon completion of the automatic baud rate setting in the 1st byte. If the device fails in automatic baud rate setting, it goes to an idle state.
5. The 3rd byte through 6th byte are used to send the version management information of the boot program in ASCII code. The controller should check that the correct version of the boot program is used.

Not Recommended for New Design

6. The 7th byte is used to send information of the measured frequency.
   The controller should check that the frequency of the resonator is measured correctly.
7. The receive data in the 8th byte is the baud rate modification data. The five kinds of baud rate modification data shown in Table 3.13.3 are available. Even when you do not change the baud rate, be sure to send the initial baud rate data (28H; 9600 bps). Baud rate modification becomes effective after the echo back transmission is completed.
8. The 9th byte is used to echo back the received data to the controller when the data received in the 8th byte is one of the baud rate modification data corresponding to the device's operating frequency. Then the baud rate is changed. If the received baud rate data does not correspond to the device's operating frequency, the device goes to an idle state after sending 3 bytes of baud rate modification error code (62H).
9. The receive data in the 10th byte through n'th – 4 byte is received as binary data in extended Intel Hex format. No received data is echoed back to the controller.
   The RAM loader processing routine ignores the received data until it receives the start mark (3AH for ":") in extended Intel Hex format. Nor does it send error code to the controller. After receiving the start mark, the routine receives a range of data from the data length to checksum and writes the received data to the specified RAM addresses successively.
   After receiving one record of data from start mark to checksum, the routine goes to a start mark waiting state again.
   If a receive error or checksum error of extended Intel Hex format occurs, the device goes to an idle state without returning error code to the controller.
   Because the RAM loader processing routine executes a SUM calculation routine upon detecting the end record, the controller should be placed in a SUM waiting state after sending the end record to the device.
10. The n'th – 3 byte and the n'th – 2 byte are the SUM value that is sent to the controller in order of upper byte and lower byte. For details on how to calculate the SUM, refer to "Notes on SUM" in the latter page of this manual. The SUM calculation is performed only when no write error, receive error, or extended Intel Hex format error has been encountered after detecting the end record. Soon after calculation of SUM, the device sends the SUM data to the controller. The controller should determine whether writing to the RAM has terminated normally depending on whether the SUM value is received after sending the end record to the device.
11. After sending the SUM, the device goes to a state waiting for the user program start code. If the SUM value is correct, the controller should send the user program start command to the n'th – 1 byte. The user program start command is C0H.
12. The n'th byte is used to echo back the user program start code to the controller. After sending the echo back to the controller, the stack pointer is set to 105FH and the boot program jumps to the first address that is received as data in extended Intel Hex format.
13. If the user program start code is wrong or a receive error occurs, the device goes to an idle state after returning three bytes of error code to the controller.

Not Recommended for New Design

b. Error code

The boot program sends the processing status to the controller using various code. The error code is listed in the table below.

Table 3.13.7 Error Code

Error Code	Meaning of Error Code
62H	Baud rate modification error occurred.
64H	Operation command error occurred.
A1H	Framing error in received data occurred.
A3H	Overrun error in received data occurred.

*1: When a receive error occurs when receiving the user program, the device does not send the error code to the controller.

*2: After sending the error code, the device goes to an idle state.

c. Notes on SUM

1. Calculation method

SUM consists of byte + byte … + byte, the sum of which is returned in word as the result. Namely, data is read out in byte and sum of which is calculated, with the result returned in word.

Example:

A1H
B2H
C3H
D4H

If the data to be calculated consists of the four bytes shown to the left, SUM of the data is:

A1H + B2H + C3H + D4H = 02EAH

SUM (HIGH) = 02H

SUM (LOW) = EAH

2. Calculation data

The data from which SUM is calculated is the RAM data from the first address received to the last address received.

The received RAM write data is not the only data to be calculated for SUM. Even when the received addresses are noncontiguous and there are some unwritten areas, data in the entire memory area is calculated. The user program should not contain unwritten gaps.

d. Notes on extended Intel Hex format (Binary)

1. After receiving the checksum of a record, the device waits for the start mark (3AH for ":") of the next record. Therefore, the device ignores all data received between records during that time unless the data is 3AH.
2. Make sure that once the controller program has finished sending the checksum of the end record, it does not send anything and waits for two byes of data to be received (Upper and lower bytes of SUM). This is because after receiving the checksum of the end record, the boot program calculates the SUM and returns the calculated SUM in two bytes to the controller.
3. It becomes the cause of incorrect operation to write to areas out of device's internal RAM. Therefore, when an extended record is transmitted, be sure to set a paragraph address to 0000H.
4. Always make sure the first record type is an extended record. Because the initial value of the address pointer is 00H.

Not Recommended for New Design

5. Transmit a user program not by the ASCII code but by binary. However, start mark ":" is 3AH (ASCII code).

Example: Transmit data in the case of writing in 16-byte data from address 1060H



e. Error when receiving user program

If the following errors occur in extended Intel Hex format when receiving the user program, the device goes to an idle state.

- When the record type is not 00H, 01H, 02H
- When a checksum error occurs

f. Error between frequency measurement and baud rate

The boot program measures the resonator frequency when receiving matching data. If an error is under 3%, the boot program decides on that frequency. Since there is an overlap between the margin of 3% for 32.000 MHz and 33.868 MHz, the boundary is set at the intermediate value between the two. The baud rate is set based on the measured frequency. Each baud rate includes a set error shown in Table 3.13.8. For example, in the case of 20.000 MHz and 9600 bps, the baud rate is actually set at 9615.38 bps with an error of 0.2%. To establish communication, the sum of the baud rate set error shown in Table 3.13.8 and the frequency error need to be under 3%.

Table 3.13.8 Set Error of Each Baud Rate (%)

	9600 bps	19200 bps	38400 bps	57600 bps	115200 bps
16.000 MHz	0.2	0.2	0.2	–0.6	–0.8
20.000 MHz	0.2	0.2	0.2	–0.2	0.9
22.579 MHz	0	0.7	0	0	0
25.000 MHz	–0.2	0.5	–0.1	0.5	0.5
32.000 MHz	0.1	0.2	0.2	0	0.6
33.868 MHz	0.2	0.2	0.2	0	0.7
36.000 MHz	0.2	0.2	–0.7	0.2	0.2

Not Recommended for New Design

(7) Ports setup of the boot program

Only ports shown in Table 3.13.9 are setup in the boot program. At the time of boot program use, be careful of the influence on a user system. Do not use $\overline{CS0}$ space and P60 in the system which uses the boot program.

Other ports are not setting up, and are the reset state or the state of boot program starting.

Table 3.13.9 Ports Setting List

Ports	Function	Input/output	High/low	Notes
P60	$\overline{CS0}$	Output	–	$\overline{CS0}$ space is 20000H to 201FFH.
P61	Port	Output	–	
P62	Port	Output	High	
P63	Port	Output	–	
P80	Port	Input	High	Not open-drain port. This port becomes TXD0 after matching data reception.
P81	RXD0	Input	High	
P82	Port	Input	–	
P83	Port	Input	Low	This port is set as the output and becomes $\overline{RTS0}$ after matching data reception.
P84	Port	Input	–	
P85	Port	Input	–	
P86	Port	Input	–	
P87	Port	Input	–	

–: Un-setting up

(8) Setting method of microcontroller peripherals

Although P83 has the $\overline{RTS0}$ function, it is initially in a high-impedance state and not set as $\overline{RTS0}$. To establish serial communication, attach a pull-down resistor to P83.

Not Recommended for New Design

4. Electrical Characteristics

4.1 Maximum Ratings

Parameter	Symbol	Rating	Unit
Power supply voltage (5 V)	HVcc	−0.5 to 5.75	V
Power supply voltage (3 V)	LVcc	−0.5 to 4.0	
Input voltage	VIN	−0.5 to Vcc + 0.5	
Output current (Per pin)	IOL	2	mA
Output current (Per pin)	IOH	−2	
Output current (Total)	ΣIOL	80	
Output current (Total)	ΣIOH	−80	
Power dissipation (Ta = 85°C)	PD	600	mW
Soldering temperature (10 s)	TSOLDER	260	°C
Storage temperature	TSTG	−65 to 150	
Operating temperature	TOPR	−20 to 70	

Note: The maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no maximum rating value will ever be exceeded.

Solderability of lead free products

Test parameter	Test condition	Note
Solderability	(1) Use of Sn-37Pb solder Bath Solder bath temperature =230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux	Pass: solderability rate until forming ≥ 95%
	(2) Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature =245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free)	

Not Recommended for New Design

4.2 DC Characteristics (1/2)

Parameter		Symbol	Condition	Min	Typ. (Note)	Max	Unit
Power supply voltage (5 V) (AVcc = HVcc) (AVss = DVss = 0 V)		HVCC	fc = 10 to 36 MHz	4.75		5.25	V
Power supply voltage (3 V)		LVCC	fc = 10 to 36 MHz	3.0		3.6	V
Input low voltage	D0 to D7, P10 to P17 (D8 to D15)	HV_{IL}		−0.3		0.8	V
	Other ports	V_{IL1}				0.3 HVcc	
	$\overline{\text{RESET}}$, $\overline{\text{NMI}}$ P56 (INT0), P70 (INT1) P72 (INT2), P73 (INT3) P75 (INT4), P90 (INT5)	V_{IL2}				0.25 HVcc	
	AM0, AM1	V_{IL3}				0.3	
	X1	V_{IL4}				0.2 LVcc	
Input low voltage	D0 to D7, P10 to P17 (D8 to D15)	V_{IH}		2.2		HVcc + 0.3	
	Other ports	V_{IH1}		0.7 HVcc			
	$\overline{\text{RESET}}$, $\overline{\text{NMI}}$ P56 (INT0), P70 (INT1) P72 (INT2), P73 (INT3) P75 (INT4), P90 (INT5)	V_{IH2}		0.75 HVcc			
	AM0, AM1	V_{IH3}		HVcc − 0.3			
	X1	V_{IH4}		0.8 LVcc		LVcc + 0.3	
Output low voltage		V_{OL}	IOL = 1.6 mA			0.45	V
Output high voltage		V_{OH}	IOH = −400 μA	4.2			
Input leakage current		ILI		0.02	±5	0.0 ≤ VIN ≤ HVcc	μA
Output leakage current		ILO		0.05	±10	0.2 ≤ VIN ≤ HVcc − 0.2	
Power down voltage (at STOP, RAM back up)		VSTOP	2.0		3.6	VIL2 = 0.2 HVcc, V IH2 = 0.8 HVcc	V
$\overline{\text{RESET}}$ pull-up resistor		RRST	40		200	HVcc = 5 V ± 5%	kΩ
Pin capacitance		CIO			10	fc = 1 MHz	pF
Schmitt width $\overline{\text{RESET}}$, $\overline{\text{NMI}}$, INT0 to INT5		VTH	0.4	1.0			V
Programmable pull-up resistor		RKH	40		200	HVcc = 5 V ± 5%	kΩ
NORMAL (Note 2)		Icc			40	HVcc = 5 V ± 5% LVcc = 3.0 to 3.6 V fc = 36 MHz	mA
IDLE2					20		
IDLE1					14		
STOP					100	HVcc = 5 V ± 5% LVcc = 3.0 to 3.6 V Ta ≤ 70°C	μA

Note 1: Typical values are for when Ta = 25°C, HVcc = 5.0 V and LVcc = 3.3 V unless otherwise noted.

Note 2: Icc measurement conditions (NORMAL):
All functions are operational; output pins are open and input pins are fixed.

Not Recommended for New Design

4.3 AC Characteristics

(1) HVcc = 5.0 V ± 5%, LVcc = 3.0 to 3.6 V

No.	Parameter	Symbol	Variable		f_{FPH} = 36 MHz		Unit
			Min	Max	Min	Max	
1	f_{FPH} period (= x)	t_{FPH}	27.6	100	27.6		ns
2	A0 to A23 valid → $\overline{RD}$ / $\overline{WR}$ fall	t_{AC}	x – 26		1.6		ns
3	$\overline{RD}$ rise → A0 to A23 hold	t_{CAR}	0.5x –13.8		0.0		ns
4	$\overline{WR}$ rise → A0 to A23 hold	t_{CAW}	x – 13		14.6		ns
5	A0 to A23 valid → D0 to D15 input	t_{AD}		3.5x – 40		56.6	ns
6	$\overline{RD}$ fall → D0 to D15 input	t_{RD}		2.5x – 34		35.0	ns
7	$\overline{RD}$ low width	t_{RR}	2.5x – 25		44.0		ns
8	$\overline{RD}$ rise → D0 to D15 hold	t_{HR}	0		0		ns
9	$\overline{WR}$ low width	t_{WW}	2.0x – 25		30.2		ns
10	D0 to D15 valid → $\overline{WR}$ rise	t_{DW}	1.5x – 35		6.4		ns
11	$\overline{WR}$ rise → D0 to D15 hold (1+N) waits	t_{WD}	x – 25		2.6		ns
12	A0 to A23 valid → $\overline{WAIT}$ input (1+N) waits	t_{AW}		3.5x – 60		36.6	ns
13	$\overline{RD}$ / $\overline{WR}$ fall → $\overline{WAIT}$ hold	t_{CW}	2.5x + 0		69.0		ns
14	A0 to A23 valid → Port input	t_{APH}		3.5x – 76		20.6	ns
15	A0 to A23 valid → Port hold	t_{APH2}	3.5x		96.6		ns
16	A0 to A23 valid → Port valid	t_{APO}		3.5x + 60		156.6	ns

AC measuring conditions

Output level: High = 2.2 V, Low = 0.8 Vcc, CL = 50 pF

Input level: High = 2.4 V, Low = 0.45 V (D0 to D15)

High 0.8 Vcc, Low 0.2 Vcc (except D0 to D15)

Note: Symbol “x” in the above table means the period of clock “f_{FPH}”, it’s half period of the system clock “f_{SYS}” for CPU core. The period of f_{FPH} depends on the clock gear setting.

Not Recommended for New Design

(2) Read cycle



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as $\overline{RD}$ and $\overline{CS}$ are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

Not Recommended for New Design

(3) Write cycle



Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as $\overline{WR}$ and $\overline{CS}$ are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

Not Recommended for New Design

4.4 AD Conversion Characteristics

AVcc = HVcc, AVss = Vss

Parameter	Symbol	Min	Typ.	Max	Unit
Analog reference voltage (+)	VREFH	HV_{CC} − 0.2 V	HV_{CC}	HV_{CC}	V
Analog reference voltage (−)	VREFL	DV_{SS}	DV_{SS}	DVss + 0.2 V	
Analog input voltage range	VAIN	V_{REFL}		V_{REFH}	
Analog current for analog Reference voltage <VREFON> = 1	IREF (VREFL = 0V)		0.85	1.20	mA
<VREFON> = 0			0.02	5.0	μA
Error (Not including quantizing errors)	−		± 1.0	± 4.0	LSB

Note 1: 1 LSB = (VREFH − VREFL)/1024 [V]

Note 2: The value for Icc includes the current which flows through the AVcc pin.

Not Recommended for New Design

4.5 Serial Channel Timing (I/O internal mode)

Note: Symbol "x" in the above table means the period of clock "f_{FPH}", it's half period of the system clock "f_{SYS}" for CPU core. The period of f_{FPH} depends on the clock gear setting.

(1) SCLK input mode

Parameter	Symbol	Variable		36 MHz (Note)		Unit
		Min	Max	Min	Max	
SCLK period	t_{SCY}	16X		0.44		μs
Output data → SCLK rising/falling edge*	t_{OSS}	$t_{SCY}/2 - 4X - 85$		25		ns
SCLK rising/falling edge* → Output data hold	t_{OHS}	$t_{SCY}/2 + 2X + 0$		276		ns
SCLK rising/falling edge* → Input data hold	t_{HSR}	$3X + 10$		92		ns
SCLK rising/falling edge* → Valid data input	t_{SRD}		$t_{SCY} - 0$		440	ns
Valid data input → SCLK rising/falling edge*	t_{RDS}	0		0		ns

*) SCLK rising/falling edge: The rising edge is used in SCLK rising mode.
The falling edge is used in SCLK falling mode.

Note: at $t_{SCY} = 16X$

(2) SCLK output mode

Parameter	Symbol	Variable		36 MHz (Note)		Unit
		Min	Max	Min	Max	
SCLK period (Programable)	t_{SCY}	16X	8192X	0.44		μs
Output data → SCLK rising/falling edge*	t_{OSS}	$t_{SCY}/2 - 40$		180		ns
SCLK rising/falling edge* → Output data hold	t_{OHS}	$t_{SCY}/2 - 40$		180		ns
SCLK rising/falling edge* → Input data hold	t_{HSR}	0		0		ns
SCLK rising/falling edge* → Valid data input	t_{SRD}		$t_{SCY}/2 - 1X - 90$		324	ns
Valid data input → SCLK rising/falling edge*	t_{RDS}	$1X + 90$		117		ns

*) SCLK rising/falling edge: The rising edge is used in SCLK rising mode.
The falling edge is used in SCLK falling mode.

Note: at $t_{SCY} = 16X$



Not Recommended for New Design

4.6 Event Counter (TA0IN, TA4IN, TB0IN0, TB0IN1)

Parameter	Symbol	Variable		36 MHz		Unit
		Min	Max	Min	Max	
Clock perild	t_{VCK}	8X + 100		320		ns
Clock low level width	t_{VCKL}	4X + 40		150		ns
Clock high level width	t_{VCKH}	4X + 40		150		ns

Note: Symbol “x” in the above table means the period of clock “f_{FPH}”, it’s half period of the system clock “f_{SYS}” for CPU core. The period of f_{FPH} depends on the clock gear setting .

4.7 Interrupts

Note: Symbol “x” in the above table means the period of clock “f_{FPH}”, it’s half period of the system clock “f_{SYS}” for CPU core. The period of f_{FPH} depends on the clock gear setting.

(1) $\overline{NMI}$, INT0 to INT5 interrupts

Parameter	Symbol	Variable		36 MHz		Unit
		Min	Max	Min	Max	
$\overline{NMI}$, INT0 to INT5 low level width	t_{INTAL}	4X + 40		150		ns
$\overline{NMI}$, INT0 to INT5 high level width	t_{INTAH}	4X + 40		150		ns

Not Recommended for New Design

4.8 Bus Request/Bus Acknowledge



Parameter	Symbol	Variable		f_{FPH} = 36 MHz		Unit
		Min	Max	Min	Max	
Output buffer to $\overline{BUSAK}$ low	t_{ABA}	0	80	0	80	ns
$\overline{BUSAK}$ high to output buffer on	t_{BAA}	0	80	0	80	ns

Note 1: Even if the $\overline{BUSRQ}$ signal goes low, the bus will not be released while the $\overline{WAIT}$ signal is low. The bus will only be released when $\overline{BUSRQ}$ goes low while $\overline{WAIT}$ is high.

Note 2: This line shows only that the output buffer is in the off state.
It does not indicate that the signal level is fixed.
Just after the bus is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resister during bus release, careful design is necessary, since fixing of the level is delayed.
The internal programmable pull-up/pull-down resistor is switched between the active and non-active states by the internal signal.

Not Recommended for New Design

5. Table of SFRs

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 4-Kbyte address space from 000000H to 000FFFH.

(1) I/O port

(2) I/O port control

(3) Interrupt control

(4) Chip select/wait control

(5) Clock gear

(6) 8-bit timer

(7) 16-bit timer

(8) UART/serial channel

(9) AD converter

(10) Watchdog timer

(11) Multi vector controller

Table layout

Note: “Prohibit RMW” in the a table means that you cannot use RMW instructions on these register.

Example: When setting bit0 only of the register PxCR, the instruction “SET 0, (PxCR)” cannot be used. The LD (Transfer) instruction must be used to write all eight bits.

Read/Write

R/W: Both read and write are possible.

R: Only read is possible.

W: Only write is possible.

W*: Both read and write are possible (when this bit is read as 1).

Prohibit RMW: Read-modify-write instructions are prohibited. (The EX, ADD, ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD, and RRD instruction are read-modify-write instructions.)

R/W*: Read-modify-write is prohibited when controlling the pull-up resistor.

Not Recommended for New Design

Table 5.1 Address Map SFRs

[1] PORT

Address	Name
0000H	
1H	P1
2H	
3H	
4H	P1CR
5H	
6H	P2
7H	
8H	
9H	P2FC
AH	
BH	
CH	
DH	P5
EH	
FH	

Address	Name
0010H	P5CR
1H	P5FC
2H	P6
3H	P7
4H	P6CR
5H	P6FC
6H	P7CR
7H	P7FC
8H	P8
9H	P9
AH	P8CR
BH	P8FC
CH	P9CR
DH	P9FC
EH	PA
FH	

Address	Name
0020H	
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	ODE

Address	Name
0070H	
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	PZ
EH	PZCR
FH	PZFC

[2] INTC

Address	Name
0080H	DMA0V
1H	DMA1V
2H	DMA2V
3H	DMA3V
4H	
5H	
6H	
7H	
8H	INTCLR
9H	DMAR
AH	DMAB
BH	
CH	IIMC0
DH	IIMC1
EH	
FH	

Address	Name
0090H	INTE0AD
1H	INTE12
2H	INTE34
3H	INTE5
4H	
5H	INTETA01
6H	INTETA23
7H	INTETA45
8H	
9H	INTETB0
AH	
BH	INTETB0V
CH	INTES0
DH	INTES1
EH	
FH	

Address	Name
00A0H	INTETC01
1H	INTETC23
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	MVEC0
FH	MVEC1

Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

Not Recommended for New Design

[3] CS/WAIT

Address	Name
00C0H	B0CS
1H	B1CS
2H	B2CS
3H	B3CS
4H	
5H	
6H	
7H	BEXCS
8H	MSAR0
9H	MAMR0
AH	MSAR1
BH	MAMR1
CH	MSAR2
DH	MAMR2
EH	MSAR3
FH	MAMR3

[4] CGEAR, DFM

Address	Name
00E0H	SYSCR0
1H	SYSCR1
2H	SYSCR2
3H	EMCCR0
4H	EMCCR1
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

[5] TMRA

Address	Name
0100H	TA01RUN
1H	
2H	TA0REG
3H	TA1REG
4H	TA01MOD
5H	TA1FFCR
6H	
7H	
8H	TA23RUN
9H	
AH	TA2REG
BH	TA3REG
CH	TA23MOD
DH	TA3FFCR
EH	
FH	

Address	Name
0110H	TA45RUN
1H	
2H	TA4REG
3H	TA5REG
4H	TA45MOD
5H	TA5FFCR
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

Not Recommended for New Design

[6] TMRB

Address	Name
0180H	TB0RUN
1H	
2H	TB0MOD
3H	TB0FFCR
4H	
5H	
6H	
7H	
8H	TB0RG0L
9H	TB0RG0H
AH	TB0RG1L
BH	TB0RG1H
CH	TB0CP0L
DH	TB0CP0H
EH	TB0CP1L
FH	TB0CP1H

[7] UART/SIO

Address	Name
0200H	SC0BUF
1H	SC0CR
2H	SC0MOD0
3H	BR0CR
4H	BR0ADD
5H	SC0MOD1
6H	
7H	
8H	SC1BUF
9H	SC1CR
AH	SC1MOD0
BH	BR1CR
CH	BR1ADD
DH	SC1MOD1
EH	
FH	

[8] 10-Bit ADC

Address	Name
02A0H	ADREG04L
1H	ADREG04H
2H	ADREG15L
3H	ADREG15H
4H	ADREG26L
5H	ADREG26H
6H	ADREG37L
7H	ADREG37H
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Address	Name
02B0H	ADMOD0
1H	ADMOD1
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

[9] WDT

Address	Name
0300H	WDMOD
1H	WDCR
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Note: Do not access to the unnamed addresses (e.g., addresses to which no register has been allocated).

Not Recommended for New Design

(1) I/O port

Symbol	Name	Address	7	6	5	4	3	2	1	0
P1	Port 1	01H	P17	P16	P15	P14	P13	P12	P11	P10
			R/W							
			Data from external port (Output latch register is cleared to 0.)							
P2	Port 2	06H	P27	P26	P25	P24	P23	P22	P21	P20
			R/W							
			1	1	1	1	1	1	1	1
P5	Port 5	0DH		P56	P55	P54	P53			
				R/W*						
				Data from external port (Output latch register is set to 1.)						
				0(Output latch register): Pull-up resistor OFF 1(Output latch register): Pull-up resistor ON						
P6	Port 6	12H					P63	P62	P61	P60
							R/W			
							1	0	1	1
P7	Port 7	13H			P75	P74	P73	P72	P71	P70
					R/W					
					Data from external port (Output latch register is set to 1.)					
P8	Port 8	18H	P87	P86	P85	P84	P83	P82	P81	P80
			R/W							
			Data from external port (Output latch register is set to 1.)							
			0(Output latch register): Pull-up resistor OFF 1(Output latch register): Pull-up resistor ON							
P9	Port 9	19H		P96	P95	P94	P93			P90
				R/W						R/W
				Data from external port (Output latch register is set to 1.)						Data from external port (Output latch register is set to 1.)
PA	Port A	1EH	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
			R							
			Data from external port							
PZ	Port Z	7DH					PZ3	PZ2		
							R/W			
							Data from external port (Output latch register is set to 1.)			

Not Recommended for New Design

(2) I/O port control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
P1CR	Port 1 control	04H (Prohibit RMW)	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
			W							
			0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
			0: Input 1: Output							
P2FC	Port 2 function	09H (Prohibit RMW)	P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
			W							
			1	1	1	1	1	1	1	1
			0: Port 1: Address bus (A23 to A16)							
P5CR	Port 5 control	10H (Prohibit RMW)		P56C	P55C	P54C	P53C			
				W						
				0	0	0	0			
				0: Input 1: Output						
P5FC	Port 5 function	11H (Prohibit RMW)		P56F		P54F	P53F			
				W		W				
				0		0	0			
				0: Port 1: INT0		0: Port 1: $\overline{\text{BUSAK}}$	0: Port 1: $\overline{\text{BUSRQ}}$			
P6FC	Port 6 function	15H (Prohibit RMW)					P63F	P62F	P61F	P60F
							W			
							0	0	0	0
							0: Port 1: $\overline{\text{CS3}}$	0: Port 1: $\overline{\text{CS2}}$	0: Port 1: $\overline{\text{CS1}}$	0: Port 1: $\overline{\text{CS0}}$
P7CR	Port 7 control	16H (Prohibit RMW)			P75C	P74C	P73C	P72C	P71C	P70C
					W					
					0	0	0	0	0	0
					0 : Input 1 : Output					
P7FC	Port 7 function	17H (Prohibit RMW)		P72F2	P75F	P74F	P73F	P72F1	P71F	P70F
				W	W	W	W	W	W	W
				0	0	0	0	0	0	0
				0: Port 1: INT2	0: Port 1: INT4	0: Port 1: TA5OUT	0: Port 1: INT3	0: Port 1: TA3OUT	0: Port 1: TA1OUT	0: Port 1: INT1
P8CR	Port 8 control	1AH (Prohibit RMW)	P87C	P86C	P85C	P84C	P83C	P82C	P81C	P80C
			W							
			0	0	0	0	0	0	0	0
			0: Input 1: Output							
P8FC	Port 8 function	1BH (Prohibit RMW)	P87F	P86F		P84F	P83F	P82F		P80F
			W	W		W	W	W		W
			0	0		0	0	0		0
			0: Port 1: $\overline{\text{STS1}}$	0: Port 1: SCLK1		0: Port 1: TXD1	0: Port 1: $\overline{\text{STS0}}$	0: Port 1: SCLK0		0: Port 1: TXD0

Not Recommended for New Design

I/O port control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
P9CR	Port 9 control	1CH (Prohibit RMW)		P96C	P95C	P94C	P93C			P90C
				W						W
				0	0	0	0			0
				0: Input 1: Output						0: Input 1: Output
P9FC	Port 9 function	1DH (Prohibit RMW)		P96F	P95F					P90F
				W	W					W
				0	0					0
				0: Port 1: TB0OUT1	0: Port 1: TB0OUT0					0: Port 1: INT5
PZCR	Port Z control	7EH (Prohibit RMW)					PZ3C	PZ2C		
							W			
							0	0		
							0: Input 1: Output			
PZFC	Port Z function	7FH (Prohibit RMW)						PZ2F		
								W		
								0		
								0: Port 1: $\overline{\text{HWR}}$		
ODE	Serial open drain	2FH (Prohibit RMW)				ODE84				ODE80
						W				W
						0				0
						1: P84ODE				1: P80ODE

Not Recommended for New Design

(3) Interrupt control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
INTE0AD	Interrupt enable 0 & AD	90H	INTAD				INT0			
			IADC	IADM2	IADM1	IADM0	I0C	I0M2	I0M1	I0M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
			1: INTAD	Interrpt request level			1: INT0	Interrpt request level		
INTE12	Interrupt enable 2/1	91H	INT2				INT1			
			I2C	I2M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
			1: INT2	Interrupt request level			1: INT1	Interrpt request level		
INTE34	Interrupt enable 4/3	92H	INT4				INT3			
			I4C	I4M2	I4M1	I4M0	I3C	I3M2	I3M1	I3M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
			1: INT4	Interrupt request level			1: INT3	Interrpt request level		
INTE5	Interrupt enable 5	93H					INT5			
							I5C	I5M2	I5M1	I5M0
							R	R/W		
							0	0	0	0
							1: INT5	Interrpt request level		
INTETA01	Interrupt enable timer A 1/0	95H	INTTA1 (TMRA1)				INTTA0 (TMRA0)			
			ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
			1: INTTA1	Interrpt request level			1: INTTA0	Interrpt request level		
INTETA23	Interrupt enable timer A 3/2	96H	INTTA3 (TMRA3)				INTTA2 (TMRA2)			
			ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
			1: INTTA3	Interrpt request level			1: INTTA2	Interrpt request level		
INTETA45	Interrupt enable timer A 5/4	97H	INTTA5 (TMRA5)				INTTA4 (TMRA4)			
			ITA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
			1: INTTA5	Interrpt request level			1: INTTA4	Interrpt request level		
INTETB0	Interrupt enable timer B0	99H	INTTB01 (TMRB0)				INTTB00 (TMRB0)			
			ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	ITB00M2	ITB00M1	ITB00M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
			1: INTTB01	Interrpt request level			1: INTTB00	Interrpt request level		
INTETB0V	Interrupt enable timer B0 (overflow)	9BH					INTTBOF0 (TMRB0 overflow)			
							ITF0C	ITF0M2	ITF0M1	ITF0M0
							R	R/W		
							0	0	0	0
							1: INTTBOF0	Interrpt request level		

Not Recommended for New Design

Interrupt control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
INTES0	Interrupt enable serial 0	9CH	INTTX0				INTRX0			
			ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
			1: INTTX0	Interrpt request level			1: INTRX0	Interrpt request level		
INTES1	Interrupt enable serial 1	9DH	INTTX1				INTRX1			
			ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
			1: INTTX1	Interrpt request level			1: INTRX1	Interrpt request level		
INTETC01	Interrupt enable TC0/1	A0H	INTTC1				INTTC0			
			ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0
INTETC23	Interrupt enable TC2/3	A1H	INTTC3				ITC2M0			
			ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
			R	R/W			R	R/W		
			0	0	0	0	0	0	0	0

Not Recommended for New Design

Interrupt control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
DMA0V	DMA 0 request vector	80H			DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
					R/W					
					0	0	0	0	0	0
					DMA0 start vector					
DMA1V	DMA 1 request vector	81H			DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
					R/W					
					0	0	0	0	0	0
					DMA1 start vector					
DMA2V	DMA 2 request vector	82H			DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
					R/W					
					0	0	0	0	0	0
					DMA2 start vector					
DMA3V	DMA 3 request vector	83H			DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
					R/W					
					0	0	0	0	0	0
					DMA3 start vector					
INTCLR	Interrupt clear control	88H (Prohibit RMW)			CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
					W					
					0	0	0	0	0	0
					Clear interrupt request DMA flag by writing to DMA start vector.					
DMAR	DMA software request register	89H					DMAR3	DMAR2	DMAR1	DMAR0
							R/W	R/W	R/W	R/W
							0	0	0	0
							1: DMA request in software			
DMAB	DMA burst request register	8AH					DMAB3	DMAB2	DMAB1	DMAB0
							R/W	R/W	R/W	R/W
							0	0	0	0
							1 : DMA request on burst mode			
IIMC0	Interrupt input mode control 0	8CH (Prohibit RMW)	–	I2EDGE	I2LE	I1EDGE	I1LE	I0EDGE	I0LE	NMIREE
			W	W	W	W	W	W	W	W
			0	0	0	0	0	0	0	0
			Always write “0”.	INT2 edge 0: Rising 1: Falling	INT2 0: Edge 1: Level	INT1 edge 0: Rising 1: Falling	INT1 0: Edge 1: Level	INT0 edge 0: Rising 1: Falling	INT0 0: Edge 1: Level	1: $\overline{\text{NMI}}$ operation even on NMI rising edge
IIMC1	Interrupt input mode control 1	8DH (Prohibit RMW)		I5EDGE	I5LE	I4EDGE	I4LE	I3EDGE	I3LE	
				W	W	W	W	W	W	
				0	0	0	0	0	0	
				INT5 edge 0: Rising 1: Falling	INT5 0: Edge 1: Level	INT4 edge 0: Rising 1: Falling	INT4 0: Edge 1: Level	INT3 edge 0: Rising 1: Falling	INT3 0: Edge 1: Level	

Not Recommended for New Design

(4) Chip select/wait control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
B0CS	Block 0 CS/WAIT control register	C0H (Prohibit RMW)	B0E		B0OM1	B0OM0	B0BUS	B0W2	B0W1	B0W0
			W		W	W	W	W	W	W
			0		0	0	0	0	0	0
			0: Disable 1: Enable		00: ROM/SRAM 01: } Reserved 10: } 11: }		Data bus width 0: 16 bits 1: 8 bits	000: 2 waits 001: 1 wait 010: (1 + N) waits 1xx: Reserved 011: 0 waits		
B1CS	Block 1 CS/WAIT control register	C1H (Prohibit RMW)	B1E		B1OM1	B1OM0	B1BUS	B1W2	B1W1	B1W0
			W		W	W	W	W	W	W
			0		0	0	0	0	0	0
			0: Disable 1: Enable		00: ROM/SRAM 01: } Reserved 10: } 11: }		Data bus width 0: 16 bits 1: 8 bits	000: 2 waits 001: 1 wait 010: (1 + N) waits 1xx: Reserved 011: 0 waits		
B2CS	Block 2 CS/WAIT control register	C2H (Prohibit RMW)	B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2	B2W1	B2W0
			W	W	W	W	W	W	W	W
			1	0	0	0	0	0	0	0
			0: Disable 1: Enable	0: 16 M space 1: Area setting	00: ROM/SRAM 01: } Reserved 10: } 11: }		Data bus width 0: 16 bits 1: 8 bits	000: 2 waits 001: 1 wait 010: (1 + N) waits 1xx: Reserved 011: 0 waits		
B3CS	Block 3 CS/WAIT control register	C3H (Prohibit RMW)	B3E		B3OM1	B3OM0	B3BUS	B3W2	B3W1	B3W0
			W		W	W	W	W	W	W
			0		0	0	0	0	0	0
			0: Disable 1: Enable		00: ROM/SRAM 01: } Reserved 10: } 11: }		Data bus width 0: 16 bits 1: 8 bits	000: 2 waits 001: 1 wait 010: (1 + N) waits 1xx: Reserved 011: 0 waits		
BEXCS	External CS/WAIT control register	C7H (Prohibit RMW)					BEXBUS	BEXW2	BEXW1	BEXW0
							W	W	W	W
							0	0	0	0
							Data bus width 0: 16 bits 1: 8 bits	000: 2 waits 001: 1 wait 010: (1 + N) waits 1xx: Reserved 011: 0 waits		
MSAR0	Memory start address register 0	C8H	S23	S22	S21	S20	S19	S18	S17	S16
			R/W							
			1	1	1	1	1	1	1	1
			Start address A23 to A16							
MAMR0	Memory address mask register 0	C9H	V20	V19	V18	V17	V16	V15	V14~9	V8
			R/W							
			1	1	1	1	1	1	1	1
			CS0 Area size 0: Enable to address comparision							
MSAR1	Memory start address register 1	CAH	S23	S22	S21	S20	S19	S18	S17	S16
			R/W							
			1	1	1	1	1	1	1	1
			Stat address A23 to A16							
MAMR1	Memory address mask register 1	CBH	V21	V20	V19	V18	V17	V16	V15~9	V8
			R/W							
			1	1	1	1	1	1	1	
			CS1area size 0: Enable to address comparision							

Not Recommended for New Design

Chip select/wait control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
MSAR2	Memory start address register 2	CCH	S23	S22	S21	S20	S19	S18	S17	S16
			R/W							
			1	1	1	1	1	1	1	1
			Start address A23 to A16							
MAMR2	Memory address mask register 2	CDH	V22	V21	V20	V19	V18	V17	V16	V15
			R/W							
			1	1	1	1	1	1	1	1
			CS2 area size 0: Enable address comparsion							
MSAR3	Memory start address register 3	CEH	S23	S22	S21	S20	S19	S18	S17	S16
			R/W							
			1	1	1	1	1	1	1	1
			Start address A23 to A16							
MAMR3	Memory address mask register 3	CFH	V22	V21	V20	V19	V18	V17	V16	V15
			R/W							
			1	1	1	1	1	1	1	1
			CS3 area size 0: Enable to address comparsion							

Not Recommended for New Design

(5) Clock gear

Symbol	Name	Address	7	6	5	4	3	2	1	0
SYSCR0	System clock control register 0	E0H	–	–	–	–	–	WUEF	PRCK1	PRCK0
			R/W							
			1	0	1	0	0	0	0	0
			Always write “1”.	Always write “0”.	Always write “1”.	Always write “0”.	Always write “0”.	Warm-up timer 0 Write: Don’t care Write: Start timer Read: End warm-up Read: Not end warm-up	Prscaler clock seleciton 00: f_{FPH} 01: Reserved 10: fc/16 11: Reserved	
SYSCR1	System clock control register 1	E1H					–	GEAR2	GEAR1	GEAR0
							R/W			
							0	1	0	0
							Always write “0”.	High-frequency gear value selection (fc) 000: fc 001: fc/2 010: fc/4 011: fc/8 100: fc/16 101: (Reserved) 110: (Reserved) 111: (Reserved)		
SYSCR2	System clock control register 2	E2H		–	WUPTM1	WUPTM0	HALTM1	HALTM0		DRVE
				R/W	R/W	R/W	R/W	R/W		R/W
				0	1	0	1	1		0
				Always write “0”.	Warming-up time 00: Reserved 01: 2^8/input frequency 10: 2^{14}/input frequency 11: 2^{16}/input frequency		00: Reserved 01: STOP mode 10: IDLE1 mode 11: IDLE2 mode			1: Drive the pin in STOP mode
EMCCR0	EMC control register 0	E3H	PROTECT	–	–	–	–	EXTIN	–	–
			R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			0	0	1	0	0	0	1	1
			Protection flag 0: OFF 1: ON	Always write “0”.	Always write “1”.	Always write “0”.	Always wirte “0”.	1: fc is external clock.	Always write “1”.	Always write “1”.
EMCCR1	EMC control register 1	E4H	Protection is turned off by writing 1FH. Protection is turned on by writing any value other than 1FH.							

Note: EMCCR1

If protection is on, write operations to the following SFRs are not possible.

1. CS/WAIT control
   B0CS, B1CS, B2CS, B3CS, BEXCS,
   MSAR0, MSAR1, MSAR2, MSAR3,
   MAMR0, MAMR1, MAMR2, and MAMR3
2. Clock gear (Only EMCCR1 can be written to)
   SYSCR0, SYSCR1, SYSCR2 and EMCCR0

Not Recommended for New Design

(6) 8-bit timer (1/2)

(6–1) TMRA01

Symbol	Name	Address	7	6	5	4	3	2	1	0
TA01RUN	8-bit timer RUN	100H	TA0RDE				I2TA01	TA01PRUN	TA1RUN	TA0RUN
			R/W				R/W	R/W	R/W	R/W
			0				0	0	0	0
			Double buffer 0: Disable 1: Enable				IDLE2 0: Stop 1: Operate	8-bit timer run/stop control 0: Stop and clear 1: Run (Count up)		
TA0REG	8-bit timer register 0	102H (Prohibit RMW)	–							
			W							
			Undefined							
TA1REG	8-bit timer register 1	103H (Prohibit RMW)	–							
			W							
			Undefined							
TA01MOD	8-bit timer source CLK & MODE	104H	TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
			R/W							
			0	0	0	0	0	0	0	0
			00: 8-bit timer 01: 16-bit timer 10: 8-bit PPG 11: 8-bit PWM		00: Reserved 01: 2^6 PWM cycle 10: 2^7 11: 2^8		00: TA0TRG 01: φT1 10: φT16 11: φT256		00: TA0IN pin 01: φT1 10: φT4 11: φT16	
TA1FFCR	8-bit timer flip-flop control	105H (Prohibit RMW)					TA1FFC1	TA1FFC0	TA1FFIE	TA1FFIS
							R/W		R/W	
							1	1	0	0
							00: Invert TA1FF 01: Set TA1FF 10: Clear TA1FF 11: Don't care		1: TA1FF invert enable	0: TMRA0 1: TMRA1 inversion

(6–2) TMRA23

Symbol	Name	Address	7	6	5	4	3	2	1	0
TA23RUN	8-bit timer RUN	108H	TA2RDE				I2TA23	TA23PRUN	TA3RUN	TA2RUN
			R/W				R/W	R/W	R/W	R/W
			0				0	0	0	0
			Double buffer 0: Disable 1: Enable				IDLE2 0: Stop 1: Operate	8-bit timer run/stop control 0: Stop and clear 1: Run (Count up)		
TA2REG	8-bit timer register 0	10AH (Prohibit RMW)	–							
			W							
			Undefined							
TA3REG	8-bit timer register 1	10BH (Prohibit RMW)	–							
			W							
			Undefined							
TA23MOD	8-bit timer source CLK & MODE	10CH	TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0
			R/W							
			0	0	0	0	0	0	0	0
			00: 8-bit timer 01: 16-bit timer 10: 8-bit PPG 11: 8-bit PWM		00: Reserved 01: 2^6PWM cycle 10: 2^7 11: 2^8		00: TA2TRG 01: φT1 10: φT16 11: φT256		00: Reserved 01: φT1 10: φT4 11: φT16	
TA3FFCR	8-bit timer flip-flop control	10DH (Prohibit RMW)					TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS
							R/W		R/W	
							1	1	0	0
							00: Invert TA3FF 01: Set TA3FF 10: Clear TA3FF 11: Don't care		1: TA3FF invert enable	0: TMRA2 1: TMRA3 inversion

Not Recommended for New Design

8-bit timer (2/2)

(6-3) TMRA45

Symbol	Name	Address	7	6	5	4	3	2	1	0
TA45RUN	8-bit timer RUN	110H	TA4RDE				I2TA45	TA45PRUN	TA5RUN	TA4RUN
			R/W				R/W	R/W	R/W	R/W
			0				0	0	0	0
			Double buffer 0: Disable 1: Enable				IDLE2 0: Stop 1: Operate	8-bit timer run/stop control 0: Stop and clear 1: Run (Count up)		
TA4REG	8-bit timer register 0	112H (Prohibit RMW)	–							
			W							
			Undefined							
TA5REG	8-bit timer register 1	113H (Prohibit RMW)	–							
			W							
			Undefined							
TA45MOD	8-bit timer source CLK & MODE	114H	TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0
			R/W							
			0	0	0	0	0	0	0	0
			00: 8-bit timer 01: 16-bit timer 10: 8-bit PPG 11: 8-bit PWM		00: Reserved 01: 2^6 PWM cycle 10: 2^7 11: 2^8		00: TA4TRG 01: ϕT1 10: ϕT16 11: ϕT256		00: TA4IN pin 01: ϕT1 10: ϕT4 11: ϕT16	
TA5FFCR	8-bit timer flip-flop control	115H (Prohibit RMW)					TA5FFC1	TA5FFC0	TA5FFIE	TA5FFIS
							R/W		R/W	
							1	1	0	0
							00: Invert TA5FF 01: SET TA5FF 10: Clear TA5FF 11: Don't care		1: TA5FF invert enable	0: Timer4 1: Timer5 inversion

Not Recommended for New Design

(7) 16-bit timer (1/2)

(7-1) TMRB0

Symbol	Name	Address	7	6	5	4	3	2	1	0
TB0RUN	8-bit timer control	180H	TB0RDE	–			I2TB0	TB0PRUN		TB0RUN
			R/W	R/W			R/W	R/W		R/W
			0	0			0	0		0
			Double buffer 0: Disable 1: Enable	Always write “0”.			IDLE2 0: Stop 1: Operate	16-bit timer run/stop control 0: Stop and clear 1: Run (Count up)		
TB0MOD	16-Bit timer source CLK & MODE	182H (Prohibit RMW)	TB0CT1	TB0ET1	TB0CP0I	TB0CPM1	TB0CPM0	TB0CLE	TB0CLK1	TB0CLK0
			R/W		W*	R/W				
			0	0	1	0	0	0	0	0
			TB0FF1 INV TRG 0: TRG disable 1: TRG enable		0: Soft capture 1: Undefined	Capture timing (TB0IN0, TB0IN1) 00: Disable 01: ↑, ↑ 10: ↑, ↓ 11: ↑, ↓ (TA1OUT)		1: UC0 clear enable	Source clock 00: TB0IN0 pin 01: ϕT1 10: ϕT4 11: ϕT16	
			Invert when the UC value is captured to TB0CP1.	Invert when the UC value matches the value in TB0RG1.						
TB0FFCR	16-bit timer flip-flop control	183H (Prohibit RMW)	TB0FF1C1	TB0FF1C0	TB0C1T1	TB0C0T1	TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0
			W*		R/W				W*	
			1	1	0	0	0	0	0	0
			00: Invert TB0FF1 01: Set 10: Clear 11: Don’t care Always read as “11”.		TB0FF0 invert trigger 0: Trigger disable 1: Trigger enable				00: Invert TB0FF0 01: Set 10: Clear 11: Don’t care Always read as “11”.	
					Invert when the UC value is loaded into TB0CP1.	Invert when the UC value is loaded into TB0CP0.	Invert when the UC value matches the value in TB0RG1.	Invert when the UC value matches the value in TB0RG0.		
TB0RG0L	16-bit timer register 0L	188H (Prohibit RMW)	–							
			W							
			Undefined							
TB0RG0H	16-bit timer register 0H	189H (Prohibit RMW)	–							
			W							
			Undefined							
TB0RG1L	16-bit timer register 1L	18AH (Prohibit RMW)	–							
			W							
			Undefined							
TB0RG1H	16-bit timer register 1H	18BH (Prohibit RMW)	–							
			W							
			Undefined							
TB0CP0L	Capture register 0L	18CH	–							
			R							
			Undefined							
TB0CP0H	Capture register 0H	18DH	–							
			R							
			Undefined							
TB0CP1L	Capture register 1L	18EH	–							
			R							
			Undefined							
TB0CP1H	Capture register 1H	18FH	–							
			R							
			Undefined							

Not Recommended for New Design

(8) UART/serial channel

(8-1) UART/SIO Channel 0

Symbol	Name	Address	7	6	5	4	3	2	1	0
SC0BUF	Serial channel 0 buffer	200H (Prohibit RMW)	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
			R (Receiving)/W (Transmission)							
			Undefined							
SC0CR	Serial channel 0 control	201H	RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R/W		R (Cleared to 0 by reading.)			R/W	
			Undefined	0	0	0	0	0	0	0
			Receiving data bit8	Parity 0: Odd 1: Even	1: Parity enable	1: Error			0:SCLK0↑ 1:SCLK0↓	1: Input SCLK0 pin
						Overrun	Parity	Framing		
SC0MOD0	Serial channel 0 mode 0	202H	TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
			R/W							
			0	0	0	0	0	0	0	0
			Transmission data bit8	1: CTS enable	1: Receive enable	1: Wakeup enable	00: I/O interface 01: UART 7 bits 10: UART 8 bits 11: UART 9 bits		00: TA0TRG 01: Baud rate generator 10: Internal clock f_{SYS} 11: External clock SCLK0	
BR0CR	Baud rate control	203H	–	BR0ADD	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
			R/W							
			0	0	0		0	0	0	0
			Always write “0”.	1: (16 – K)/16 divided enable	00: φT0 01: φT2 10: φT8 11: φT32		Set the frequency divisor N. 0 to F			
BR0ADD	Serial channel 0 K setting register	204H					BR0K3	BR0K2	BR0K1	BR0K0
							R/W			
							0	0	0	0
							Baud rate 0 K. 1 to F			
SC0MOD1	Serial channel 0 mode 1	205H	I2S0	FDPX0						STSEN0
			R/W	R/W						W
			0	0						1
			IDLE2 0: Stop 1: Operate	I/O interface 0: Half duplex 1: Full duplex						STS0 1: Output 0: Stop

Not Recommended for New Design

(8-2) UART/SIO channel 1

Symbol	Name	Address	7	6	5	4	3	2	1	0
SC1BUF	Serial channel 1 buffer	208H (Prohibit RMW)	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
			R (Receiving)/W (Transmission)							
			Undefined							
SC1CR	Serial channel 1 control	209H	RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R/W		R (cleared to 0 by reading.)			R/W	
			Undefined	0	0	0	0	0	0	0
			Receiving data bit8	Parity 0: Odd 1: Even	1: Parity enable	1: Error			0:SCLK1↑ 1:SCLK1↓	1: Input SCLK1 pin
						Overrun	Parity	Framing		
SC1MOD0	Serial channel 1 mode 0	20AH	TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
			R/W							
			0	0	0	0	0	0	0	0
			Transmission data bit8	1: CTS enable	1: Receive enable	1: Wakeup enable	00: I/O interface 01: UART 7 bits 10: UART 8 bits 11: UART 9 bits		00: TA0TRG 01: Baud rate generator 10: Internal clock f_{SYS} 11: External clock SCLK1	
BR1CR	Baud rate control	20BH	–	BR1ADD	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
			R/W							
			0	0	0		0	0	0	0
			Always write “0”.	1: (16 – K)/16 divided enable	00: φT0 01: φT2 10: φT8 11: φT32		Set the frequency divisor N. 0 to F			
BR1ADD	Serial channel 1 K setting register	20CH					BR1K3	BR1K2	BR1K1	BR1K0
							R/W			
							0	0	0	0
							Baud rate 0 K. 1 to F			
SC1MOD1	Serial channel 1 mode 1	20DH	I2S1	FDPX1						STSEN1
			R/W	R/W						W
			0	0						1
			IDLE2 0: Stop 1: Operate	I/O interface 1: Full duplex 0: Half duplex						STS1 1: Output 0: Stop

Not Recommended for New Design

(9) AD converter

Symbol	Name	Address	7	6	5	4	3	2	1	0
ADMOD0	AD MODE register 0	2B0H	EOCF	ADBF	–	–	ITM0	REPEAT	SCAN	ADS
			R		R/W	R/W	R/W	R/W	R/W	R/W
			0	0	0	0	0	0	0	0
			1: End	1: Busy	Always write “0”.	Always write “0”.	Interrupt in repeat mode.	1: Repeat	1: Scan	1: Start
ADMOD1	AD MODE register 1	2B1H	VREFON	I2AD			ADTRGE	ADCH2	ADCH1	ADCH0
			R/W	R/W			R/W	R/W		
			0	0			0	0	0	0
			1: VREF on	IDLE2 0: Abort 1: Operate			1: Enable for external start	Input channel 000: AN0 AN0 001: AN1 AN0 → AN1 010: AN2 AN0 → AN1 → AN2 011: AN3 AN0 → AN1 → AN2 → AN3 100: AN4 AN4 101: AN5 AN4 → AN5 110: AN6 AN4 → AN5 → AN6 111: AN7 AN4 → AN5 → AN6 → AN7		
ADMOD2	AD MODE register 2	2B2H	ADM27	ADM26	ADM25	ADM24	ADM23	ADM22	ADM21	ADM20
			R/W							
			0	0	0	1	0	0	0	1
			Please write “1E”.							
ADMOD3	AD MODE register 3	2B3H	ADM37	ADM36	ADM35	ADM34	ADM33	ADM32	ADM31	ADM30
			R/W							
			1	1	0	0	1	1	1	1
			Please write “CF”.							
ADREG04L	AD result register 0/4 low	2A0H	ADR01	ADR00						ADR0RF
			R							R
			Undefined							0
ADREG04H	AD result register 0/4 high	2A1H	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
			R							
			Undefined							
ADREG15L	AD result register 1/5 low	2A2H	ADR11	ADR10						ADR1RF
			R							R
			Undefined							0
ADREG15H	AD result register 1/5 high	2A3H	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
			R							
			Undefined							
ADREG26L	AD result register 2/6 low	2A4H	ADR21	ADR20						ADR2RF
			R							R
			Undefined							0
ADREG26H	AD result register 2/6 high	2A5H	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
			R							
			Undefined							
ADREG37L	AD result register 3/7 low	2A6H	ADR31	ADR30						ADR3RF
			R							R
			Undefined							0
ADREG37H	AD result register 3/7 high	2A7H	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
			R							
			Undefined							

Not Recommended for New Design

(10) Watchdog timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
WDMOD	WDT MODE register	300H	WDTE	WDTP1	WDTP0			I2WDT	RESCR	–
			R/W	R/W	R/W			R/W	R/W	R/W
			1	0	0			0	0	0
			1: WDT enable	00: $2^{15}/f_{SYS}$ 01: $2^{17}/f_{SYS}$ 10: $2^{19}/f_{SYS}$ 11: $2^{21}/f_{SYS}$				IDLE2 0: Abort 1: Operate	RESET connect internally WDT out to reset pin	Always write “0”.
WDCR	WDT control	301H (Prohibit RMW)	–							
			W							
			–							
			B1H: WDT disable 4EH: WDT clear							

(11) Multi vector controllor

Symbol	Name	Address	7	6	5	4	3	2	1	0
MVEC0	Multi vector control	00AEH	VEC7	VEC6	VEC5	VEC4	VEC3	VEC2	VEC1	VEC0
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			1	1	1	1	1	1	1	1
			Vector address A15 to A8							

Symbol	Name	Address	7	6	5	4	3	2	1	0
MVEC1	Multi vector control	00AFH	VEC15	VEC14	VEC13	VEC12	VEC11	VEC10	VEC9	VEC8
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			1	1	1	1	1	1	1	1
			Vector address A23 to A16							

Note: Write MVEC1, MVEC0 after making an interruption prohibition state.

Not Recommended for New Design

6. Port Section Equivalent Circuit Diagrams

- Reading the circuit diagrams

  The gate symbols used are essentially the same as those used for the standard CMOS logic IC [74HCXX] series.

  The dedicated signal is described below.

  STOP: This signal becomes active (1) when the HALT mode setting register is set to STOP mode (e.g., when SYSCR2<HALTM1:0> = 0, 1) and the CPU executes the HALT instruction. When the drive enable bit SYSCR2<DRVE> is set to 1, however, STOP will remains at 0.

- The input protection resistances ranges from several tens of ohms to several hundreds of ohms.

■ D0 to D7, P10 to P17, P20 to P27, A0 to A15, P71, P74, P90, P93 to P96



■ $\overline{RD}$, $\overline{WR}$, P60 to P63



Not Recommended for New Design

■ P53 to P55, P80 to P87, PZ2, PZ3



■ PA (AN0 to AN7)



■ P56 (INT0), P70 (INT1), P72 (INT2), P73 (INT3), P75 (INT4), P90 (INT5)



■ P80 (TXD0)



■ $\overline{\text{NMI}}$

Not Recommended for New Design

■ AM0 to AM1



■ $\overline{\text{RESET}}$



■ X1 and X2



■ VREFH and VREFL



Not Recommended for New Design

7. Points to Note and Restrictions

(1) Notation

a. The notation for built-in/I/O registers is as follows register symbol <Bit symbol>
(e.g., TA01RUN<TA0RUN> denotes bit TA0RUN of register TA01RUN).

b. Read-modify-write instructions

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

Example 1: SET 3, (TA01RUN) … Set bit 3 of TA01RUN.

Example 2: INC 1, (100H) … Increment the data at 100H.

- Examples of read-modify-write instructions on the TLCS-900

Exchange instruction

```
EX   (mem), R
```

Arithmetic operations

```
ADD  (mem), R/#      ADC  (mem), R/#
SUB  (mem), R/#      SBC  (mem), R/#
INC  #3, (mem)       DEC  #3, (mem)
```

Logic operations

```
AND  (mem), R/#      OR   (mem), R/#
XOR  (mem), R/#
```

Bit manipulation operations

```
STCF #3/A, (mem)     RES  #3, (mem)
SET  #3, (mem)       CHG  #3, (mem)
TSET #3, (mem)
```

Rotate and shift operations

```
RLC  (mem)           RRC  (mem)
RL   (mem)           RR   (mem)
SLA  (mem)           SRA  (mem)
SLL  (mem)           SRL  (mem)
RLD  (mem)           RRD  (mem)
```

c. fc, f_{FPH}, f_{SYS} and one state

The clock frequency input on pins X1 and 2 is called f_{OSCH}. The clock selected by DFMCR0<ACT1:0> is called fc.

The clock selected by SYSCR1<SYSCK> is called f_{FPH}. The clock frequency give by f_{FPH} divided by 2 is called f_{SYS}.

One cycle of f_{SYS} is referred to as one state.

Not Recommended for New Design

(2) Points to note

a. AM0 and AM1 pins

Fix these pins to V_{CC} unless changing voltage.

b. EMU0 and EMU1

Open pins.

c. Reserved address areas

The TMP91C829 does not have any reserved areas.

d. HALT mode (IDLE1)

When IDLE1 mode is used (in which oscillator operation only occurs), set RTCCR<RTCRUN> to 0 stop the timer for the real time clock before the HALT instructions is executed.

e. Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

f. Programmable pull-up resistance

The programmable pull-up resistor can be turned on/off by a program when the ports are set for use as input ports. When the ports are set for use as output ports, they cannot be turned ON/OFF by a program.

The data registers (e.g., P3) are used to turn the pull-up/pull-down resistors on/off. Consequently read-modify-write instructions are prohibited.

g. Bus releasing function

Please refer to the note about bus release in Section 3.6 “Port Functions”. The pin state is written when the bus is released.

h. Watchdog timer

The watchdog timer starts operation immediately after a reset is released. When the watchdog timer is not to be used, disable it.

i. Watchdog timer

When the bus is released, neither internal memory nor internal I/O can be accessed. However, the internal I/O continues to operate. Hence the watchdog timer continues to run. Therefore be careful about the bus releasing time and set the detection timer of watchdog timer.

j. AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

k. CPU (Micro DMA)

Only the “LDC cr, r” and “LDC r, cr” instructions can be used to access the control registers in the CPU. (e.g., the transfer source address register (DMASn).)

l. Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

m. POP SR instruction

Please execute the POP SR instruction during DI condition.

Not Recommended for New Design

n. Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts ($\overline{NMI}$, INT0 to INT4) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficulty. The priority of this interrupt is compared with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Not Recommended for New Design

8. Package Dimensions

P-LQFP100-1414-0.50F

Unit: mm



Not Recommended for New Design

Not Recommended for New Design