
TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller

TLCS-900/L1 Series

TMP91PW10FG



TOSHIBA CORPORATION

Semiconductor Company


Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CAUTION How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts \Rightarrow ($\overline{\text{NMI}}$, INT0), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.



Document Change Notification

The purpose of this notification is to inform customers about the launch of the Pb-free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

1. Part number

Example: $TMPxxxxxxF \rightarrow TMPxxxxxxFG$

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C \(\triangle \) LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb, free, notes on lead solderability have been added.

Ι

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page.

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

1. Part number

Previous Part Number (in Body Text)	New Part Number
TMP91PW10F	TMP91PW10FG

Package code and dimensions

Previous Package Code (in Body Text)	New Package Code
LQFP100-P-1414-0.50D	LQFP100-P-1414-0.50F

^{*:} For the dimensions of the new package, see the attached Package Dimensions diagram.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device.

Solderability of lead free products

Test Parameter	Test Condition	Note
Solderability	Use of Sn-37Pb solder Bath Solder bath temperature = 230°C, Dipping time ≠ 5 seconds The number of times = one, Use of R-type flux Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free)	Pass: Solderability rate until forming

4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

RESTRICTIONS ON PRODUCT USE

20070701-EN

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as

set forth in the most recent TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which
 manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations that
 regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring
 as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

II


Publication date of the datasheet

The publication date of this datasheet is printed at the lower right corner of this notification.

(Annex)

Package Dimensions

LQFP100-P-1414-0.50F



III 2008-02-20

Low-Voltage CMOS 16-Bit Microcontroller TMP91PW10F

1. Outline and Device Characteristics

The TMP91PW10 is an OTP-type MCU which includes a 128-K one-time programmable ROM. Data for TMP91PW10 can be written and verified using the adapter socket. The TMP91PW10 has the same pin-assignment as the TMP91CU10 (mask ROM-type).

A program can be written to the TMP91PW10's built-in PROM in the same way as on the TMP91CU10.




Figure 2.1.1 Memory map of TMP91PW1

MCU	ROM	RAM	Package	Adapter Socket
TMP91PW10F	128-Kbyte OTP	4 Kbytes	QFP100	BM11129

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to

situations in which a mairunction of radiute of such TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..


The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk at the customer's own risk

The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others

The information contained herein is subject to change without notice.

2003-03-31 91PW10-1



(): Default function after reset

Figure 2.1.2 TMP91PW10 Block Diagram

2. Pin Assignment and Functions

The assignment of input and output pins for the TMP91PW10, their names and functions are described as follows:




Figure 2.1.1 Pin Assignment diagram

2.2 Pin Names and Functions

The names of the input/output pins and their functions are described in Table 2.2.1.

Table 2.2.1 Pin names and Functions (1/3)

Pin mame	Table 2.2.1 Pin names and Functions (1/3)					
ADD to AD7	Pin name	Number of pins	I/O	Functions		
P10 to P17	P00 to P07	8	I/O	Port 0: I/O port that allows I/O to be selected at the bit level		
Address and data (upper): Bits 8 to 15 for address and data bus Address and data (upper): Bits 8 to 15 for address and data bus Address and data (upper): Bits 8 to 15 for address and data bus Address and data (upper): Bits 8 to 15 for address bus Address Bits 10 to 7 for address bus Address: Bits 10 to 7 for address bus Address: Bits 16 to 23 for address bus Address: Bits 16 to 24 for address Address: Bits 16 to 25 for address Address: Bits 16 to	AD0 to AD7		I/O	Address (lower): Bits 0 to 7 for address and data bus		
A8 to A15	P10 to P17	8	I/O	Port 1: I/O port that allows I/O to be selected at the bit level		
P20 to P27 A0 to A7 A	AD8 to AD15		I/O	Address and data (upper): Bits 8 to 15 for address and data bus		
Address: Bits 0 to 7 for address bus Afé to A23 Output Afé to A23 Output Output Address: Bits 16 to 23 for address bus Output RD Output Read: Strobe signal for reading external memory When P3×RDEs = 0 and P3×Cs+B30Es = 1, RD is output and internal memory is read. P31 1 Output Write: Strobe signal for writing data to pins D0 to 7 P32 1 I/O Port 32: U/O port (with pull-up resistor) High Write: Strobe signal for writing data to pins D0 to 7 P33 1 I/O Port 33: U/O port (with pull-up resistor) WAIT Input BuSRO Input Write: Strobe signal for writing data to pins D0 to 7 P33 1 I/O Port 33: I/O port (with pull-up resistor) WAIT Input BuSRO Input Bus Request: Signal vised to request CPU Bus Wait P34 1 I/O Port 34: I/O port (with pull-up resistor) BuSAK Output D15 BuSAK Output D27 Bus Ackrowledge: Signal used to request high impedance on pins D0 to 15, A0 to 23, RD, WR, HWR, CS0, CS1 and CS2 RD, WR, HWR, CS0, CS1 and CS2 RD, WR, HWR, CS0, CS1 and CS2 by receiving BUSRQ P35 1 I/O Port 36: I/O port (with pull-up resistor) Output Read/Write: 1 represents Read or Dummy cycle; 0 represents Write cycle. P37 1 I/O Port 37: I/O port Writh pull-up resistor) Output Crip Select 0: Outputs 0 when address is within specified address area. P42 1 I/O Port 42: I/O port (with pull-up resistor) Output Crip Select 2: Outputs 0 when address is within specified address area. P41 1 I/O Port 42: I/O port (with pull-up resistor) Crip Select 2: Outputs 0 when address is within specified address area. P42 1 I/O Port 65: I/O port (with pull-down resistor) Crip Select 2: Outputs 0 when address is within specified address area. P47 P40 P50 to P57 8 Input Ahalog input: Pin used to input to AD converter P60 P61 P62 P62 P63 1 I/O Port 66: I/O port (level shift pin) Serial Seccive Data 2 Input P61 Input P62 P63 1 I/O Port 66: I/O port (level shift pin) Serial Clock I/O 2 F63 Input Input Input Input D0: Input Information of the revel or rising edge (programmable) Invorted Part Part Part Part Part Part Part Part	A8 to A15		Output	Address: Bits 8 to 15 for address bus		
Address: Bits 16 to 23 for address bus	P20 to P27	8	I/O	Port 2: I/O port that allows I/O to be selected at the bit level (with pull-up resistor)		
P30	A0 to A7		Output	Address: Bits 0 to 7 for address bus		
Read: Strobe signal for reading external memory When P3-RDE> = 0 and P3FC-sP30F> = 1, RD is output and internal memory is read.	A16 to A23		Output	Address: Bits 16 to 23 for address bus		
When P3 RD Output Output Write Strobe signal for (writing data to pins D0 to 7 P32	P30	1	Output	Port 30: Output port		
P31	RD		Output	Read: Strobe signal for reading external memory		
WR				When P3 <rde> = 0 and P3FC\leqP30F\Rightarrow = 1, \overline{RD} is output and internal memory is read.</rde>		
P32	P31	1	Output	Port 31: Output port		
High Write: Strobe signal for writing data to pins D8 to 15 P33	\overline{WR}		Output	Write: Strobe signal for writing data to pins D0 to 7		
High Write: Strobe signal for writing data to pins D8 to 15 P33	P32	1	I/O	Port 32: I/O port (with pull-up resistor)		
P33 1 I/O Port 33: I/O port (with pull-up resistor) Wait: Pin used to request CPU Bus Wait P34	HWR		Output			
NAIT		1	I/O			
P34	WAIT		Input			
Input Bus Request: Signal used to request high impedance on pins D0 to 15, A0 to 23, RD, WR, HWR, CS0, CS1 and CS2.		1				
P35 1 I/O Port 35: I/O port (with pull-up resistor) BUSAK Output Bus Acknowledge: Signal used to acknowledge high impedance on pins D0 to 15, A0 to 23, RD WR, HWR, CSO CS1 and CS2 by receiving BUSRQ. P36 1 I/O Port 36: I/O port (with pull-up resistor) R/W Output Read/Write: 1 represents Read or Dummy cycle; 0 represents Write cycle. P37 1 I/O Port 40: I/O port (with pull-up resistor) CSO Output Chip Select 0: Outputs 0 when address is within specified address area. P41 1 I/O Port 41: I/O port (with pull-up resistor) CS1 Output Chip Select 1: Outputs 0 when address is within specified address area. P42 1 I/O Port 42: I/O port (with pull-down resistor) CS2 Output Chip Select 2: Outputs 0 when address is within specified address area. P50 to P57 8 Input Port 5: Input port Analog input: Pin used to input to AD converter P60 1 I/O Port 60: I/O port (level shift pin) Serial Receive Data 2 P61 1 I/O Port 62: I/O port (level shift pin) Serial Receive Data 2 Input Serial Data Send Enable 2 (Clear to Send) P63 1 I/O Port 64: I/O port Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	BUSRQ					
P35 1			•			
Busak Output Busak nowledge: Signal used to acknowledge high impedance on pins D0 to 15, A0 to 23, R0 WR, HWR, C30 C\$1 and C\$2 by receiving BUSRQ.	D25	1	1/0			
P36 1 I/O Port 36: I/O port (with pull-up resistor) R/W Output Read/Write: 1 represents Read or Dummy cycle; 0 represents Write cycle. P37 1 I/O Port 37: I/O port P40 1 I/O Port 40: I/O port (with pull-up resistor) CS0 Output Chip Select 0: Outputs 0 when address is within specified address area. P41 1 I/O Port 41: I/O port (with pull-up resistor) CS1 Output Chip Select 1: Outputs 0 when address is within specified address area. P42 1 I/O Port 42: I/O port (with pull-down resistor) CS2 Output Chip Select 2: Outputs 0 when address is within specified address area. P50 to P57 8 Input Port 5: Input port Analog input: Pin used to input to AD converter P60 1 I/O Port 60: I/O port (level shift pin) Serial Send Data 2 P61 1 I/O Port 62: I/O port (level shift pin) Serial Receive Data 2 P62 1 I/O Serial Clock I/O 2 CTS2 Input Serial Data Send Enable 2 (Clear to Send) P63 1 I/O Port 63: I/O port Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	<u> </u>	Į.				
P36 R/W 1 I/O Port.36: I/O port (with pull-up resistor) R/W Output Read/Write: 1 represents Read or Dummy cycle; 0 represents Write cycle. P37 1 I/O Port 37: I/O port P40 1 I/O Port 40: I/O port (with pull-up resistor) CS0 Output Chip Select 0: Outputs 0 when address is within specified address area. P41 1 I/O Port 41: I/O port (with pull-up resistor) CS1 Output Chip Select 1: Outputs 0 when address is within specified address area. P42 1 I/O Port 42: I/O port (with pull-down resistor) CS2 Output Chip Select 2: Outputs 0 when address is within specified address area. P50 to P57 8 Input Port 5: Input port AND to AN7 Input Analog input: Pin used to input to AD converter P60 1 I/O Port 60: I/O port (level shift pin) SED Senial Data 2 Port 61: I/O port (level shift pin) SED Senial Receive Data 2 Port 62: I/O port (level shift pin) SED SENIA PORT SENI	BOSAK		Output			
Read/Write: 1 represents Read or Dummy cycle; 0 represents Write cycle.	Dac	4	1/0			
P37 1 1/O Port 37: I/O port P40 1 1/O Port 40: I/O port (with pulf-up resistor) CSO Output Chip Select 0: Outputs 0 when address is within specified address area. P41 1 1/O Port 41: I/O port (with pulf-up resistor) CS1 Output Chip Select 1: Outputs 0 when address is within specified address area. P42 1 I/O Port 42: I/O port (with pulf-up resistor) CS2 Output Chip Select 1: Outputs 0 when address is within specified address area. P50 to P57 8 Input Analog input: Pin used to input to AD converter P60 1 I/O Port 60: I/O port (level shift pin) FXD2 P61 1 I/O Port 61: I/O port (level shift pin) Serial Receive Data 2 P62 1 I/O Port 62: I/O port (level shift pin) SCILK2 I/O Serial Clock I/O 2 CTS2 Input Serial Data Send Enable 2 (Clear to Send) P63 1 I/O Port 63: I/O port Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)		1				
P40 CSO	-	4 -	11//			
CSO Output Chip Select 0: Outputs 0 when address is within specified address area. P41 1		1				
P41		1//				
CS1 Output Chip Select 1: Outputs 0 when address is within specified address area. P42 CS2 Output Chip Select 2: Outputs 0 when address is within specified address area. P50 to P57 AN0 to AN7 AN0 to AN7 AN0 to AN7 P60 TXD2 P61 1 VO Port 60: I/O port (level shift pin) Serial Send Data 2 P61 1 VO Port 62: I/O port (level shift pin) Serial Receive Data 2 P62 1 I/O Port 62: I/O port (level shift pin) Scil Receive Data 2 P63 1 I/O Port 63: I/O port (level shift pin) Serial Clock I/O 2 CTS2 Input Serial Data Send Enable 2 (Clear to Send) P64 1 I/O Port 63: I/O port Input Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)			// . ~			
P42		1				
CS2 Output Chip Select 2: Outputs 0 when address is within specified address area. P50 to P57 AN0 to AN7 Input Input Analog input: Pin used to input to AD converter P60 Port 60: I/O port (level shift pin) Serial Send Data 2 P61 1 I/O Port 61: I/O port (level shift pin) RXD2 P62 1 I/O Port 62: I/O port (level shift pin) SCLK2 CTS2 Input Serial Receive Data 2 (Clear to Send) P63 1 I/O Port 63: I/O port P64 1 I/O Port 64: I/O port Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	CS1		Output	Chip Select 1: Outputs 0 when address is within specified address area.		
P50 to P57 AN0 to AN7 Input Analog input: Pin used to input to AD converter P60 1 I/O Port 60: I/O port (level shift pin) Serial Send Data 2 P61 1 I/O Port 61: I/O port (level shift pin) Serial Receive Data 2 P62 1 I/O Port 62: I/O port (level shift pin) SCLK2 CTS2 Input Serial Clock I/O 2 Serial Data Send Enable 2 (Clear to Send) P63 1 I/O Port 63: I/O port P64 1 I/O Port 64: I/O port Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	`	<u>\</u> 21	I/O			
ANO to AN7 Input Analog input: Pin used to input to AD converter P60 TXD2 P61 1 I/O Port 60: I/O port (level shift pin) Serial Send Data 2 P61 1 I/O Port 61: I/O port (level shift pin) Serial Receive Data 2 P62 1 I/O Port 62: I/O port (level shift pin) SCLK2 CTS2 Input Serial Clock I/O 2 Serial Data Send Enable 2 (Clear to Send) P63 1 I/O Port 63: I/O port P64 1 I/O Port 64: I/O port Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	CS2	Z/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Output	Chip Select 2: Outputs 0 when address is within specified address area.		
P60 TXD2 Port, 60: I/O port (level shift pin) Serial Send Data 2 P61 1 I/O Port 61: I/O port (level shift pin) RXD2 P62 1 I/O Port 62: I/O port (level shift pin) SCLK2 CTS2 Input Serial Clock I/O 2 Input Serial Data Send Enable 2 (Clear to Send) P63 1 I/O Port 63: I/O port P64 1 I/O Port 64: I/O port Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	P50 to P57	8	Input	Port 5: Input port		
PXD2	AN0 to AN7		Input	Analog input: Pin used to input to AD converter		
P61 1 I/O Port 61: I/O port (level shift pin) Serial Receive Data 2 P62 1 I/O Port 62: I/O port (level shift pin) SCLK2 I/O Serial Clock I/O 2 CTS2 Input Serial Data Send Enable 2 (Clear to Send) P63 1 I/O Port 63: I/O port P64 1 I/O Port 64: I/O port INTO Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	P60			Port 60: 1/O port (level shift pin)		
RXD2 Input Serial Receive Data 2 P62 1 I/O Port 62: I/O port (level shift pin) SCLK2 I/O Serial Clock I/O 2 CTS2 Input Serial Data Send Enable 2 (Clear to Send) P63 1 I/O Port 63: I/O port P64 1 I/O Port 64: I/O port INT0 Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	TXD2		Qutput \	Serjal Send Data 2		
P62 1 I/O Port 62: I/O port (level shift pin) SCLK2 I/O Serial Clock I/O 2 CTS2 Input Serial Data Send Enable 2 (Clear to Send) P63 1 I/O Port 63: I/O port P64 1 I/O Port 64: I/O port INTO Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	P61	² 1		Port 61: I/O port (level shift pin)		
SCLK2 I/O Serial Clock I/O 2 CTS2 Input Serial Data Send Enable 2 (Clear to Send) P63 1 I/O Port 63: I/O port P64 1 I/O Port 64: I/O port INTO Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	RXD2		Input	Serial Receive Data 2		
CTS2 Input Serial Data Send Enable 2 (Clear to Send) P63 1 I/O Port 63: I/O port P64 1 I/O Port 64: I/O port INT0 Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	P62	1	1/0	Port 62: I/O port (level shift pin)		
P63 1 I/O Port 63: I/O port P64 1 I/O Port 64: I/O port INTO Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	SCLK2		I/O	Serial Clock I/O 2		
P64 1 I/O Port 64: I/O port INTO Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	CTS2		Input	Serial Data Send Enable 2 (Clear to Send)		
P64 1 I/O Port 64: I/O port INTO Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)	P63	1	I/O	Port 63: I/O port		
INTO Input Interrupt Request pin 0: Interrupt triggered on either level or rising edge (programmable)				•		
				•		
אסד טו כסיד איז	P65 to P67	3	I/O	Port 65 to 67: I/O ports		

Note: A DMAC controller's internal memory or I/O devices cannot be accessed using $\overline{\text{BUSRQ}}$ and $\overline{\text{BUSAK}}$.

Table 2.2.1 Pin names and Functions (2/3)

Pin name	Number of pins	I/O	Functions
P70	1	I/O	Port 70: I/O port
TI0		Input	Timer Input 0: Timer 0 input pin
INT1		Input	Interrupt Request pin 1: Interrupt request on rising edge
P71	1	I/O	Port 71: I/O port
TO1		Output	Timer Output 1: Timer 0 or 1 output
P72	1	I/O	Port 72: I/O port
TO3		Output	Timer Output 3: Timer 2 or 3 output
INT2		Input	Interrupt Request pin 2: Interrupt request on rising edge
P73	1	I/O	Port 74: I/O port
TI4		Input	Timer Input 4: Timer 4 input
INT3		Input	Interrupt Request pin 3: Interrupt request on rising edge
P74	1	I/O	Port 75: I/O port
TO5		Output	Timer Output 5: Timer 4 or 5 output
P75	1	I/O	Port 76: I/O port
TO7	'	Output	Timer Output 7: Timer 6 or 7 output
INT4		Input	Interrupt Request pin 4: Interrupt request on rising edge
P80	1	I/O	Port 80: I/O port
TI8	'	Input	Timer Input 8: Timer 8 count or capture trigger signal-input
INT5		Input	Interrupt Request pin 5: Interrupt request on programmable rising / falling edge
	4		
P81	1	I/O	Port 81: I/O port
TI9		Input	Timer Input 9: Timer 8 count or capture trigger signal input
INT6	4	Input	Interrupt Request pin 6: Interrupt request on rising edge
P82	1	I/O	Port 82: I/O port
TO8		Output	Timer Output 8: Timer 8 output pin
P83	1	I/O	Port 83: 1/Q port
TO9		Output	Timer Output 9: Timer 9 output pin
P84	1	I/O	Port 84: I/O port
TIA		Input	Timer Input A: Timer 9 count or capture trigger signal input
INT7		Input	Interrupt Request pin 7: Interrupt request on programmable rising / falling edge
P85	1	1/0	Port 85: I/O port
TIB		Input V	Timer Input B: Timer 9 count or capture trigger signal input
INT8		Input	Interrupt Request pin 8 Interrupt request on rising edge
P86	1	1/0	Port 86: 1/O port
TOA		Output	Timer Output A: Timer A output pin
ТОВ		Output	Timer Output B: Timer B output pin
P90	\1	1/0	Port 90: 1/O port
TXD0) × /	Output	Serial Send Data 0
P91	× 1) I/O	Port 91: I/O port
RXD0		Input	Serial Receive Data 0
P92 \\	<u>)1</u>)	1/0	Port 92: I/O port
SCLK0		WO ((Serial Clock I/O 0
CTS0		(Input	Serial Data Send Enable 0 (Clear to Send)
P93	1	1/0	Port 93: I/O port
TXD1		Output	Serial Send Data 1
P94	1	I/O	Port 94: I/O port
RXD1		Input	Serial Receive Data 1
P95	1	I/O	Port 95: I/O port
SCLK1		I/O	Serial Clock I/O 1
P96	1	I/O	Port 96: I/O port (open drain output)
XT1		Input	Low-frequency oscillator connecting pin
P97	1	I/O	Port 97: I/O port (open drain output)
XT2		Output	Low-frequency oscillator connecting pin

Table 2.2.1 Pin names and Functions (3/3)

Pin name	Number of pins	I/O	Functions
PA0 to PA7	3	I/O	Port A0 to A7: I/O ports (Level Shift port)
ALE	1	Output	Address Latch Enable (can be disabled for reducing noise.)
NMI	1	Input	Non-Maskable Interrupt Request pin: Interrupt request pin with programmable falling edge or both edges.
CLK	1	Output	Clock Output: Outputs (external input clock / 4) clock. Pulled up during reset
ĒA	1	Input	The Vcc pin should be connected.
AM8/16	1	Input	Address Mode: Selects external data bus width.
			The Vcc pin should be connected. The data bus width for external access is set by the
			Chip Select / WAIT Control register and the Port 1 Control register.
RESET	1	Input	Reset: Initializes LSI. (With pull-up resistor)
VREFH	1	Input	Reference power supply input pin for AD converter (H)
VREFL	1	Input	Reference power supply input pin for AD converter (L)
AVCC	1		Power supply pin for AD converter
AVSS	1		GND power supply pin for AD converter (0 V)
X1/X2	2	I/O	Oscillator connecting pin
TEST1/TEST2	2	Output	TEST1 should be connected with TEST2 pin.
		/Input	
DVCC	3		Power supply pin
DVSS	3		GND pin (0 V)

Note: All pins that have built-in pull-up/pull-down resistors (other than the RESET pin) can be disconnected from their built-in pull-up/pull-down resistors by software.



(1) PROM mode

Pin Function	Pin Number	Input/Output	Function	
FIII FUIICIIOII	FIII Nullibei	input/Output	FullClion	Pin Name (MCU mode)
A7 to A0	8	Input		P27 to P20
A15 to A8	8	Input	Memory address of program	P17 to P10
A16	1	Input		P33
D7 to D0	8	I/O	Memory data of program	P07 to R00
CE	1	Input	Chip enable	P32
OE	1	Input	Output control	P30
PGM	1	Input	Program control	P31)
VPP	1	Power supply	12.75 V/5 V (Power supply used for programming)	EA
VCC	4	Power supply	6.25 V/5 V	VCC, AVCÇ
VSS	4	Power supply	0 V	VSS, AV\$S

Pin Function	Pin Number	Input/Output	Pin setting
P34	1	Input	Fix to Low level (security pin)
RESET	1	Input	Fix to Low level (PROM mode)
CLK	1	Input	PIX to zow level (PROM mode)
ALE	1	Output	Open
X1	1	Input	Crystal
X2	1	Output (Ciysiai
P42 to P40		(1)	
P37 to P35	7	Input	Fix to High level
AM8/16			
TEST1/TEST2	2	Input/Output	Short
P57 to P50			
P67 to P60			
P73 to P70			
P87 to P80			
P97 to P90	48	1/0	Open
PA7 to PA0	//40)		Open/)
VREFH			
VREFL			
NMI	\rightarrow		
WDTOUT $ riangle$	\nearrow		

3. Operation

This section describes the functions and basic operations of the TMP91PW10.

The TMP91PW10 has a PROM instead of the mask ROM which of the TMP91CU10. All other configuration details and functions are the same as for the TMP91CU10.

For information of functions of the TMP91PW10 which are not described here, see the TMP91CU10.

The TMP91PW10 has two operational modes: MCU mode and PROM mode.

3.1 MCU mode

(1) Mode setting and functions
Setting the CLK pin to open selects MCU Mode. In MCU mode, operation is same as for the TMP91CU10.

3.2 Memory Map

Figure 3.2.1, Figure 3.2.2 are memory maps of the TMP 91PW10.




Figure 3.2.1 Memory map for MCU mode

Figure 3.2.2 Memory map for PROM mode,

3.3 PROM Mode

(1) Mode setting and functions

PROM mode is set by setting the RESET and CLK pins to L. Programming and verification of the internal PROM is carried out using a general PROM programmer with an adapter socket.

- (1) OTP adaptor BM11129: TMP93PS40DF, TMP93PW40DF, TMP91PW10F adapters
- (2) Setting OTP adapter Set the switch (SW1) to N side.

91PW10-8 2003-03-31

(3) Setting PROM programmer

1. Set PROM type to TC571000D.

Size: 1 Mbit (128 $K \times 8$ bits)

VPP: 12.75 V tpw: 100 μs

The Electric Signature mode (hereafter referred to as "signature") is not supported.

Therefore if Signature mode is used, the device will be damaged because 12.75 V is applied to A9. Do not use Signature.

2. Transferring data (copying)


In the TMP91PW10, the PROM occupies addresses 00000 to 1FFFFH in PROM mode, and addresses FE0000H to FFFFFH in MCU mode. Therefore data should be transferred to addresses 00000 to 1FFFFH in PROM mode using the object converter (tuconv) or the Block Transfer mode (see the instruction manual for the PROM programmer.)

3. Setting the programming address Start address: 00000H

End address: 1FFFFH

(4) Programming

Program/verify the controller as dictated by the programming methods associated with the PROM programmer.



* Use the 10-MHz resonator when using a standard EPROM programmer for programming and verification.

Figure 3.3.1 PROM Mode Pin-outs

(2) Programming Flowchart

Programming mode is set by applying 12.75 V (the programming voltage) to the VPP pin with the following pin settings: (Vcc = 6.25 V; RESET = L; CLK = L).

With the address and data fixed and the CE pin set to L, a Low pulse is applied to the PGM pin to program the data.

Then the data in the address is verified.

If the programmed data is incorrect, another 0.1-ms pulse is applied to the PGM pin.

This programming procedure is repeated (up to 25 times) until correct data is read from the address.

Subsequently, all data are programmed to all addresses.

Verification for all data is performed after all data have been written and at Vpp = Vcc = 5 V.



High-Speed Program Writing Flow chart




Figure 3.3.2 Flow chart

(3) Security Bit

The TMF91PW10 has a security bit.

If the security bit is programmed to 0, the contents of the PROM cannot be read in PROM mode (FFH is outputs).

How to program the security bit.

The differences from the programming procedures described in section 3.3 (1) are as follows:

- (1) Setting the OTP adapter Set the switch (SWI) to S.
- (2) Setting the PROM programmer
 - 1. Transferring the data
 - 2. Setting the programming address

The security bit is bit 0 of address 00000H.

Set the start address to 00000H and the end address to 00000H

Set address 00000H to FEH.



4. Electrical Characteristics

4.1 Absolute Maximum Ratings

X used in an expression shows a frequency for the clock (f_{FPH}) as selected by SYSCR1<SYSCK>. The value of X changes according to whether a clock gear or a low-speed oscillator is selected. An example value of fc, is calculated with gear = 1/fc (SYSCR1>SYSCK, GEAR 2 to 0> = 0000).

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V _{CC}	-0.5 to 6.5	N A
Input Voltage	V _{IN}	-0.5 to V _{CC} + 0.5 √	(V ()
Output Current (total)	Σ_{IOL}	120	mA/
Output Current (total)	Σ_{IOH}	-80	_mA
Power Dissipation (T _a = 8°C)	P _D	600	mW
Soldering Temperature (10 s)	T _{SOLDER}	260	°C
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _{OPR}	-40 to 85	°C ∫

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

4.2 DC Characteristics

	Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Power	Supply Voltage	V _{cc}	f _c = 4 to 13.5 MHz				
	$_{CC} = V_{CC}$		f _s = 30 to 34 kHz	2.7		3.6	V
	$_{SS} = V_{SS} = 0 \text{ V}$	7/^	(Ta = -40 to 85°C)				
	AD0 to AD15	$\langle \langle \langle u \rangle \rangle \rangle$	V _{CC} ≥ 2.7/V	\rightarrow		0.8	
	Port 2 to A (except P87, P5)	V _L 1	$\sim ((// \leq)$			0.3 V _{CC}	
igh	RESET, NMI, INTO	V _{IL} 2		-0.3		0.25 V _{CC}	
Input High Voltage	EA, AM8/16	V _{IL} 3 ($V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$			0.3	
Inpl Vol	X1, Port 5	V _{IL} 4				0.2 V _{CC}	
	AD0 to AD15	V _{IH}	V _{cc} ≥ 2.7 V	2.2		- 00	V
	Port 2 to A (except P87)	V _{IH} 1 />		0.7 V _{CC}			
gh	RESET, NMI, INTO	V _{IH} 2		0.75 V _{CC}		Vcc + 0.3	
nt Hi age	EA, AM8/16)	V _⊞ 3	$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	V _{CC} – 0.3		100 1 010	
Input High Voltage	X	V _{IH} 4	\checkmark	0.8 V _{CC}			
	Low Voltage	VOL	I _{OL} = 1.6 mA	0.0 100		0.45	V
Suppli	20m Johago	, OL	$(V_{CC} = 2.7 \text{ to } 3.6 \text{ V})$			0.10	·
Darling	ton Drive Current	IDAR	V _{EXT} = 1.5 V	-1.0		-3.5	mA
_	ut pins max)	(Note2)	$R_{EXT} = 1.1 \text{ k}\Omega$				
	,	, ,	$(V_{CC} = 3 V \pm 10\%)$				
Input L	eakage Current	I _{LI}	$0.0 \le V_{IN} \le V_{CC}$		0.02	±5	mA
Output	Leakage Current	I _{LO}	$0.2 \le V_{IN} \le V_{CC} - 0.2$		0.05	±10	

Note 1: Typical values are for $T_a = 25^{\circ}C$ and $V_{CC} = 5$ V unless otherwise noted.

Note 2: I-DAR is guranteed for total of up to 8 ports.

Parameter	Symbol	Condition	Min	Typ. (Note 1)	Max	Unit
Power-down Voltage (@STOP, RAM backup)	V _{STOP}	$V_{IL}2 = 0.2 V_{CC},$ $V_{IH}2 = 0.8 V_{CC}$	2.0		6.0	V
RESET Pull-up Resistor	R _{RST}	$V_{CC} = 3 \text{ V} \pm 10\%$	30		250	kΩ
Pin Capacitance	C _{IO}	fc = 1 MHz			10	pF
Schmitt Width RESET, NMI, INTO	V _{TH}		0.4	1.0) P	V
Programmable Pull-down Resistor	PKL	V _{CC} = 3 V ± 10%	30	7/5	200	1.0
Programmable Pull-up Resistor	PKH	$V_{CC} = 3 \text{ V} \pm 10\%$	80		300	kΩ
NORMAL (Note2) RUN IDLE2 IDLE1		$V_{CC} = 3 \text{ V} \pm 10\%$ fc = 12.5 MHz (Typ.: $V_{CC} = 3.0 \text{ V}$)		8.6 5.5 0.95	20 14 9(5	™ A
SLOW (Note2) RUN IDLE2 IDLE1	I _{CC}	$V_{CC} = 3 \text{ V} \pm 10\%$ fs = 32.768 kHz (Typ.: v = 3.0 V)		40 32 18	55 45 35 20	mA
		Ta ≤ 50°C V _{CC} =	\rightarrow	(0.2)	10	mA
STOP		Ta ≤ 70°C 2.0 to		>_	20	
		Ta ≤ 85°C 3.6 V	((/	/ { }	50	

Note 1: Typical values are for $T_a = 25^{\circ}C$ and $V_{CC} = 3^{\circ}V$ unless otherwise noted.

Note 2: ICC measurement condition (NORMAL):

All functions are operational: Output pins are open and input pins are fixed.



4.3 AC Characteristics

(1) $V_{CC} = 3.0 \text{ V} \pm 10\% \text{ V}$


Ma	Dovemeter	Currele el	Va	lue	13.5	MHz	l lait
No.	Parameter	Symbol	Min	Max	Min	Max	Unit
1	Osc. Period (=x)	tosc	72	31250 <	74		ns
2	CLK Width	t _{CLK}	2x - 40		108		ns
3	A0 to A23 Valid → CLK Hold	t _{AK}	0.5x - 30	(T		ns
4	CLK Valid → A0 to A23 Hold	t _{KA}	1.5x – 85	\	26		ns
5	A0 to A15 Valid → ALE Fall	t _{AL}	0.5x - 34		30		ns
6	ALE Fall → A0 to A15 Hold	t _{LA}	0.5x − 30<)) 7		ns
7	ALE High Width	t _{LL}	x - 50	7//	24		ns
8	ALE Fall $\rightarrow \overline{RD} / \overline{WR}$ Fall	t _{LC}	0.5x - 27		10		ns
9	$\overline{RD} / \overline{WR} Rise \to ALE Rise$	t _{CL}	0.5x - 30		7		ns
10	A0 to A15 Valid $\rightarrow \overline{RD} / \overline{WR}$ Fall	t _{ACL}	x - 40		34		ns
11	A0 to A23 Valid $\rightarrow \overline{RD} / \overline{WR}$ Fall	t _{ACH}	1.5x - 50		61		ns
12	\overline{RD} / \overline{WR} Rise \rightarrow A0 to A23 Hold	t _{CA}	0.5x - 37	\supset	0		ns
13	A0 to A15 Valid → D0 to D15 Input	t _{ADL}	$(\vee /))$	3.0x − ⟨ \$5	(\bigcirc)	130	ns
14	A0 to A23 Valid → D0 to D15 Input	t _{ADH}		3.5x – 65 〈		// 215	ns
15	$\overline{\text{RD}}$ Fall \rightarrow D0 to D15 Input	t _{RD}		2.0x - 45		100	ns
16	RD -Low Pulse Width	t _{RR}	2,0x - 40		108		ns
17	$\overline{\text{RD}}$ Rise \rightarrow D0 to D15 Hold	thr	0		// o		ns
18	RD Rise → A0 to A15 Output	(RAE	x – 20	(7/4)	54		ns
19	WR -Low Pulse Width	tww	2.0x - 40		108		ns
20	D0 to D15 Valid → WR Rise	t _{DW}	2.0x - 80		68		ns
21	WR Rise → D0 to D15 Hold	two	0.5x - 32))	5		ns
22	A0 to A23 Valid → WAIT Input) t _{AWH}		3.5x - 60		199	ns
22	(1 WAIT + n mode)		<u> </u>	0.0X 00		133	113
23	A0 to A15 Valid → WAIT Input (1 WAIT + n mode)	t _{AWL}		3.0x - 60		162	ns
24	RD / WR Fall → WAIT Hold (1 WAIT + n mode)	t _{cw}	2.0x + 0		148		ns
25	A0 to A23 Valid → Port)Input	t _{APH}		2.5x – 120		65	ns
26	A0 to A23 Valid Port/Hold	t _{APH2}	2.5x + 50		235		ns
27	A0 to A23 Valid → Port Valid	tar		3.5 × +100		359	ns

AC Measuring Conditions


• Output Level: High 2.2 V/Low 0.8 V, CL = 50 pF (However, CL = 100 pF for AD0 to AD15, A0 to A23, ALE \overline{RD} , \overline{WR} , \overline{HWR} , R/\overline{W} , \overline{CLK})

• Input Level: High 2.4 V/Low 0.45 V (AD0 to AD15) High 0.8Vcc/Low 0.2Vcc (except for AD0 to AD15)

(2) Read Cycle



(3) Write Cycle



4.4 AD Conversion Characteristics

 $AV_{\rm CC} = V_{\rm CC},\, AV_{\rm SS} = V_{\rm SS}$

Parameter	Symbol	Min	Тур.	Max	Unit
Analog Reference Voltage (+)	$V_{ref}H$	V _{CC} - 0.2 V	V _{CC}	V_{CC}	
Analog Reference Voltage (-)	$V_{ref}L$	V_{SS}	V_{SS}	V _{SS} + 0.2 V	V
Analog Input Voltage Range	V_{ain}	$V_{ref}L$		$V_{ref}H$	
Analog Current for Analog Reference Voltage	I _{ref}		0.5	1.5	mA
$V_{CC} = 3 \text{ V} \pm 10\%$ $< V_{ref}ON > = 1$	$(V_{ref}L = 0$		0.5	1.5	IIIA
$V_{CC} = 3 V \pm 10\%$ $< V_{ref}ON > = 0$	V)		0.02	5.0	μΑ
Error (except for quantizing errors)			(P1)	± 3	LSB

Note 1: LSB = $(V_{ref}H - V_{ref}L)/2^{10} V$

Note 2: The operation of the AD converter is guaranteed only when for the high frequency oscillator) is used (it is not guaranteed when f_s is used). It is guaranteed when $f_{FPH} \ge 4$ MHz



4.5 Serial Channel Timing

(1) I/O Interface Mode

• SCLK Input Mode

Paramet	Parameter		Va	lue	32.768 kHz ¹		13.5	MHz	Unit
i alailletei		Symbol	Min	Max	Min	Мах	Min	Max	Offic
SCLK Cycle		t _{SCY}	16x		488		1.18		ms
Output Data →	Rising Edge or Falling Edge ² of SCLK	toss	t _{SCY} /2–5 x–50		91.5		172		ns
SCLK Rising Edge → or Falling Edge	Output Data Hold	t _{OHS}	5x-100		152		270		ns
SCLK Rising Edge \rightarrow or Falling Edge ²	Input Data Hold	t _{HSR}	0		0	/}	0		ns
SCLK Rising Edge \rightarrow or Falling Edge ²	Effective Data input	t _{SRD}		t _{SCY} -5x-		336		714	ns


Note 1: System clock is fs or input clock to prescaler is divisor clock of fs.

Note 2: The rising edge is used in SCLK Rising mode. The falling edge is used SCLK Falling mode.

• SCLK Output Mode

- DOLLITOU	-p						,		
Parameter		Symbol	7 /	able uency	32.768	3 kHz ¹	13.5	MHz	Unit
			Min	Max	Min	Max	Min	Max	
SCLK Cycle (Programmable)		tscy	1/6x	8192x	488	250	1.18	606.2	μS
Output Data→ SCLK Rising Edo	ge	toss	∖t _{scy} –2x –150		427		886		ns
SCLK Rising Edge→ Output	t Data Hold	tous	2x-80		60		68		ns
SCLK Rising Edge→ Input [Data Hold	t _{HŜR}	0		0		0		ns
SCLK Rising Edge→ Effecti	ve Data	t _{SRD}		t _{SCY} -2x		428		886	ns
Input			_ \	- 150					

Note 1: System clock is fs, or input clock to prescaler is divisor clock of fs.



4.6 Event Counter (TI0, TI4, TI8, TI9, TIA, TIB)

Parameter	Symbol	Varia Frequ	-	13.5	MHz	Unit
		Min	Max	Min	Max	
Clock Cycle	t _{VCK}	8X + 100		692		ns
Low Level Clock Pulse Width	t _{VCKL}	4X + 40		336		ns
High Level Clock Pulse Width	t _{VCKH}	4X + 40		336	()	ns

4.7 Interrupt and Capture

(1) NMI, INTO interrupts

Parameter	Symbol	Variable Frequency Min Max	13.5 MHz Unit
NMI, INTO to INT 4 Low Level Pulse Width	t _{INTAL}	4X	296 //ns
NMI, INTO High Level Pulse Width	t _{INTAH}	4X	296 ns

(2) INT5 to INT8 interrupts, capture


The INT5 to INT8 input pulse width depends on the CPU operation clock and the timer (9-bit prescaler). The following shows the pulse width for each clock.

System clock selected	Prescaler clock selected	(INT5 to INT8 wid	low level pulse	(INT5 to INT8 I	твн nigh level pulse lth)	Unit
<sysck></sysck>	<prck1 0="" to=""></prck1>	Variable Frequency (13.5 MHz	Variable Frequency	13.5 MHz	
		Min <	Min	Min	Min	
	00 (f _{FPH})	8X + 100	692	8X + 100	692	ns
0 (fc)	01 (fs)	8XT + 0.1	244.3	8XT + 0.1	244.3	
	10 (fc/16)	128X + 0.1	9.572	128X + 0.1	9.572	
1 (fs) ^{Note}	00 (f _{FPH}) 01 (fs)	8XT + 0.1	244.3	8XT + 0.1	244.3	μS


Note1: XT shows cycle of low clock (fs).

A calculation value is (fs) = 32.768 [kHz]

Note2: When is is used as the system clock, fc/16 cannot be selected as the prescaler clock.



4.8 Timing Chart for Bus Request / Bus Acknowledge



Parameter	Symbol	Va	lue	13.5	MHz	Unit
raiailletei	Symbol	Min	Max	Min	Max	Offic
BUSRQ Set-up Time to CLK	t _{BRC}	120		120		ns
CLK→BUSAK Falling Edge	tcBAL		1.5x + 120		231	ns
CLK→BUSAK Rising Edge	(t _{CBAH}		0.5x + 40		80	ns
Output Buffer off to BUSAK	t _{ABA}	(0	80	0	77	ns
BUSAK to Output Buffer on	t _{BAA}	7/6	80	0	80	ns

Note 1: Even if the BUSRQ signal goes Low, the bus will not be released while the WAIT signal is Low. The bus will only be released when BUSRQ goes Low while WAIT is High.

Note 2: This line shows only that the output buffer is in the OFF state. Just after the bus is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resistor during bus release, careful design is necessary, as fixing of the level is delayed.

The internal programmable pull-up/pull-down resistor is switched between the active and non-active states by the internal signal.

4.9 Read operation in PROM mode

DC/AC characteristics

	$T_a =$	$25 \pm$	5°C	$V_{\rm CC} = \xi$	5 V	\pm	10%
--	---------	----------	-----	--------------------	-----	-------	-----

Parameter	Symbol	Condition	Min	Max	Unit
Vpp Read Voltage	Vpp	_	4.5	5.5	V
Input High Voltage (A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$ and $\overline{\text{PGM}}$)	V _{IH} 1	_	2.2	V _{cc} + 0.3	V
Input High Voltage (A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$ and $\overline{\text{PGM}}$)	V _{IL} 1	-	-0.3	0.8	V
Address to Output Delay	TACC	CL = 50 pF	· - (0)	/ ₂ ,25T _{cyc} + α	ns

TCYC = 400 ns (10 MHz Clock) α = 200 ns


4.10 Program operation in PROM mode

DC/AC characteristics


 $T_a = 25 \pm 5^{\circ}C$ $V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}$

Parameter	Symbol	Condition	<i>))</i> Min	Typ Typ	Max	Unit
Programming Supply Voltage	Vpp		12.5	12.75	13.00	V
Maximum Input Voltage	V _{IH}		2.6		V _{cc} + 0.3	V
(D0 to D7, A0 to A16, \overline{CE} , \overline{OE} and \overline{PGM})		Q(\>				
Minimum Input Voltage	VIL		-0.3		8	V
(D0 to D7, A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$ and $\overline{\text{PGM}}$)	(((/	/ ()		
V _{CC} Supply Current	Icc (fc = 10 MHz			50	mA
V _{CC} Supply Current	I _{PP}	V _{PP} = 13.00 V/			50	mA
PGM Program Pulse Width	tpw	CL = 50 pF	0.095	0.1	0.105	ns

4.11 Timing chart of Read operation in PROM mode



4.12 Timing chart of Program operation in PROM mode



- Note 1. The power supply V_{pp} (12.75 V) must be turned on at the same time as or later than the power supply V_{CC} and must be turned off at the same time as or early than the power supply V_{CC} .
- Note 2. If $V_{pp} = 12.75$ V, do not remove or insert the device, as this may damage it. If $V_{pp} = 5$ V the device can be removed and replaced without risk.
- Note 3. The maximum rating for the Vpp pin is 14.0 V. Ensure that this rating is never exceeded.

