Low Voltage / Low Power CMOS 16-bit MICROCONTROLLERS

# TMP93CS44F / TMP93CS45F TMP93CS44DF

### 1. OUTLINE AND DEVICE CHARACTERISTICS

The TMP93CS44 / TMP93CS45 are high-speed, advanced 16-bit microcontrollers developed for controlling medium to large-scale equipment. The TMP93CS45 does not have a ROM, the TMP93CS44 has a built-in ROM. Otherwise, the devices function in the same way.

The TMP93CS44F / TMP93CS45F are housed in 80-pin flat package (QFP80-P-1212-0.50A).

The device characteristics are as follows:

- (1) Original 16-bit CPU (900/L CPU)
  - TLCS-90 instruction mnemonic upward compatible
  - 16M-byte linear address space
  - General-purpose registers and register bank system
  - 16-bit multiplication / division and bit transfer / arithmetic instructions
  - Micro DMA: 4 channels (1.6  $\mu$ s per 2 bytes at 20 MHz)
- (2) Minimum instruction execution time : 200 ns at 20 MHz
- (3) Internal RAM: 2K bytes

Internal ROM : TMP93CS44 64K-byte ROM
TMP93CS45 None

- (4) External memory expansion
  - Can be expanded up to 16M-bytes (for both programs and data).
  - AM8 /  $\overline{16}$  pin (select the external data bus width)
  - Can mix 8- and 16-bit external data buses. (Dynamic bus sizing)

(5) 8-bit timer : 4 channels
(6) 16-bit timer : 2 channel
(7) Serial interface : 2 channels
(8) I<sup>2</sup>C bus channel : 1 channel
(9) 10-bit A/D converter : 8 channels
(10) High current output : 8 ports

- (11) Watchdog timer
- (12) Bus width / wait controller : 3 blocks
- (13) Interrupt functions : 33
  - 9 CPU interrupts
  - 17 internal interrupts
    7 external interrupts
    7-level priority can be set.




Purchase of TOSHIBA  $I^2$ C components conveys a license under the Philips  $I^2$ C Patent Rights to use these components in an  $I^2$ C system, provided that the system conforms to the  $I^2$ C Standard Specification as defined by Philips.

(14) I/O ports

 $62~\mathrm{pins}$  for TMP93CS44 and 44 pins for TMP93CS45

- (15) Standby function: 4 halt modes (RUN, IDLE2, IDLE1, STOP)
  - High-frequency clock can be changed from fc to fc / 16.
  - Dual clock Operation (16) Clock gear function
- (17) Wide Range of Operating Voltage
  - Vcc = 2.7 to 5.5 V
- (18) Package

Type No.	Package
TMP93CS44F TMP93CS45F	LQFP80-P-1212-0.50A
TMP93CS44DF	QFP80-P-1420-0.80B



Note) The pin state after reset

Product	AM8/16	Pin function after reset			
TMP93CS44	"H" level	Item in parentheses ( ) are the initial setting after reset.			
	"H" level	Except for "*" pins, item in parentheses ( ) are the initial setting after reset.			
TMP93CS45	"L" level	Except for "*" pins, item in parentheses ( ) are the initial setting after reset. However, port 1 is initialized item of out parentheses.			

Figure 1 TMP93CS44/TMP93CS45 Block Diagram

# 2. PIN ASSIGNMENT AND FUNCTIONS

The assignment of input and output pins for the TMP93CS44 / TMP93CS45, their names and functions are described below.

# 2.1 Pin Assignment

Figure 2.1 shows pin assignment of the TMP93CS44F / TMP93CS45F.

Figure 2.2 shows pin assignment of the TMP93CS44DF.




Figure 2.1 Pin Assignment (LQFP80-P-1212-0.50A)




Figure 2.2 Pin Assignment (QFP80-P-1420-0.80B)

# 2.2 Pin Names and Functions

The names of input / output pins and their functions are described below. Table 2.2 Pin Names and Functions.

Table 2.2 Pin Names and Function (1/3)

Pin name	Number of pins	I/O	Functions
P00 to P07	8	1/0	Port 0: I/O port that allows selection of I/O on a bit basis
/ AD0 to AD7	0	3-state	Address/data (lower): Bits 0 to 7 for address/data bus
P10 to P17		I/O	Port 1: I/O port that allows selection of I/O on a bit basis
/ AD8 to AD15	8	3-state	Address data (upper): Bits 8 to 15 for address/data bus
/ A8 to A15		Output	Address: Bits 8 to 15 for address bus
P20 to P27		I/O	
	8		(with pull-up resistor)
/ A0 to A7	0		Address: Bits 0 to 7 for address bus
/ A16 to A23		Output	Address: Bits 16 to 23 for address bus
P30	1	Output	Port 30: Output port
/ RD	l l	Output	Read: Strobe signal for reading external memory
P31	1	Output	Port 31: Output port
/ WR	1	Output	Write: Strobe signal for writing data on pins AD0 to 7
P32		I/O	Port 32: I/O port (with pull-up resistor)
/ <del>HWR</del>	1	Output	High write: Strobe signal for writing data on pins AD8 to 15
/ SCK		I/O	
P33		I/O	Port 33: I/O port
/so	1		Serial Send Data
/SDA			SBI I <sup>2</sup> C bus mode channel data
P34			Port 34: I/O port
/ SI	1		Serial Receive Data
/SCL			SBI I <sup>2</sup> C bus mode clock
P35	I/O		Port 35: I/O port
/INTO	1	Input	Interrupt request pin 0: Interrupt request pin with
· ·		•	programmable level/rising edge
P40		I/O	Port 40: I/O port
/TI0	1	Input	Timer input 0: Timer 0 input
/INT1		Input	Interrupt request pin 1: Interrupt request pin with rising edge 🥒
P41		I/O	Port 41: I/O port
/TO3	1	Output	Timer output 3: 8-bit Timer 3 output
P42		I/O	Port 42: I/O port
/TI4	1	Input	Timer input 4: Timer 4 input
/INT4	1	Input	
			programmable rising / falling edge
P43		I/O	Port 43: I/O port
/ TI5	1	Input	Timer input 5: Timer 4 input
/INT5		Input	Interrupt request pin 5: Interrupt request pin with rising edge 🗹
P44	1	I/O	Port 44: I/O port
/TO4	1	Output	Timer output 4: Timer 4 output pin

Table 2.2 Pin Names and Function (2/3)

Pin name	Number of pins	I/O	Functions		
P45		I/O	Port 45: I/O port		
/TI6			Timer input 6: Timer 5 input		
/ INT6	1	•	Interrupt request pin 6: Interrupt request pin with programmable rising / falling edge		
P46		I/O	Port 46: I/O port		
/ TI7	1 1		Timer input 7: Timer 5 input		
/ INT7		•	Interrupt request pin 7: Interrupt request pin with rising edge		
P47			Port 47: I/O port		
/TO6	1		Timer output 6: Timer 5 output pin		
P50 to P52,			Port 50 to Port 52, Port 54 to Port 57: Input port		
P54 to P57	7		, , , , , , , , , , , , , , , , , , , ,		
/ AN0 to AN2, AN4 to AN7	/	Input	Analog input: Analog signal input for A/D converter		
P53		Input	Port53: Input Port		
/ AN3	1 Input		Analog input: Analog signal input for A/D converter		
/ ADTRG		Input	A/D converter external start trigger input		
P60	1	I/O	Port 60: I/O port (with pull-up resistor)		
/TXD0	'	Output	Serial send data 0		
P61	1	I/O	Port 61: I/O port (with pull-up resistor)		
/RXD0	1	Input	Serial receive data 0		
P62			Port 62: I/O port (with pull-up resistor)		
/ CTSO			Serial data send enable 0 (Clear to Send)		
/SCLK0		I/O	Serial Clock I/O 0		
P63	1	I/O	Port 63: I/O port (with pull-up resistor)		
/TXD1	1	Output	Serial send data 1		
P64	1	I/O	Port 64: I/O port (with pull-up resistor)		
/RXD1	1	Input	Serial receive data 1		
P65		I/O	Port 65: I/O port (with pull-up resistor)		
/ CTS1	1 1	Input	Serial data send enable 1 (Clear to Send)		
/ SCLK1		I/O	Serial clock I/O 1		
P70		I/O	Port 70: I/O port (High current output available)		
/WAIT	1 1	Input	WAIT: Pin used to request CPU bus wait (It is active in 1 WAIT + N		
			mode. Set by the Bus-width/wait control register.)		
P71 to P77	7	I/O	Port 7: I/O port (High current output available)		
		Input	Non-maskable interrupt request pin: Interrupt request pin with		
NMI 1			falling edge. Can also be operated at falling and rising edges by		
		O4m4	program. \(\frac{1}{2}\) Clock output: Outputs "fsys \(\ddot 2\)" Clock.		
CLK	1 1	Output	Clock output: Outputs "15Y5 ÷ 2" Clock.   Pulled-up during reset.		
I CLIN	'		Can be disabled for reducing noise.		
ĒĀ	1	Input	External access: "0" should be inputted with TMP93CS45. "1" should be inputted with TMP93CS44.		

Table 2.2 Pin Names and Function (3/3)

Pin name	Number of pins	I/O	Functions		
AM8 / 16	1	Input	Address Mode: Selects external Data Bus width. (the case of TMP93CS44)  "1" should be inputted. The Data Bus Width for external access is set by Chip Select / WAIT Control register, Port 1 Control register. (the case of TMP93CS45)  "0" should be inputted with fixed 16bit Bus Width or 16bit Bus interlarded with 8bit Bus. "1" should be inputted with fixed 8bit Bus Width.		
ALE	1	Output	Address Latch Enable  Can be disabled for reducing noise.		
RESET	1	Input	Reset: Initializes TMP93CS44/S45. (With pull-up resistor)		
VREFH	1	Input	Pin for high level reference voltage input to A/D converter		
VREFL	1	Input	Pin for low level reference voltage input to A/D converter		
AVCC	1		Power supply pin for A/D converter		
AVSS	1		GND pin for A/D converter (0 V)		
X1	1	Input	High Frequency Oscillator connecting pin		
X2	1	Output	High Frequency Oscillator connecting pin		
P66	1	I/O	Port 66: I/O port (Open Drain Output)		
/XT1	ı	Input	Low Frequency Oscillator connecting pin		
P67	1	I/O	Port 67: I/O port (Open Drain Output)		
/ XT2			Low Frequency Oscillator connecting pin		
TEST1/TEST2	2	Output / Input	TEST1 Should be connected with TEST2 pin.		
vcc	2		Power supply pin (All V <sub>CC</sub> pins should be connected with GND (0V).)		
VSS	2		GND pin (0 V) (All V <sub>SS</sub> pins should be connected with GND (0V).)		

Note: Built-in Pull-up resistors can be released from the pins other than the  $\overline{RESET}$  pin by software.

#### 3. OPERATION

This section describes the functions and basic operational blocks of TMP93CS44/S45 devices. See the  $\lceil 7$ . Points of Concern and Restrictions  $\rfloor$  for the using notice and restrictions for each block.

#### 3.1 CPU

TMP93CS44/S45 devices have a built-in high-performance 16-bit CPU (900 / L CPU). (For CPU operation, see TLCS-900/L CPU in the previous section).

This section describes CPU functions unique to the TMP93CS44/S45 that are not described in the previous section.

#### 3.1.1 Reset

To reset the TMP93CS44/S45, the  $\overline{RESET}$  input must be kept at 0 for at least 10 system clocks Resetting initializes the clock gear to 1/16. (16  $\mu s$  at 20 MHz) within the operating voltage range and with a stable oscillation.

When reset is accepted, the CPU sets as follows:

• Program Counter (PC) according to Reset Vector that is stored FFFF00H to FFFF02H.

PC (7 to 0) ← stored data in location FFFF00H PC (15 to 8) ← stored data in location FFFF01H PC (23 to 16) ← stored data in location FFFF02H

- Stack pointer (XSP) for system mode to 100H.
- IFF2 to 0 bits of status register to 111. (Sets mask register to interrupt level 7.)
- MAX bit of status register to 1. (Sets to maximum mode)
- Bits RFP2 to 0 of status register to 000. (Sets register banks to 0.)

When reset is released, instruction execution starts from PC (reset vector). CPU internal registers other than the above are not changed.

When reset is accepted, processing for built-in I/Os, ports, and other pins is as follows

- Initializes built-in I/O registers as per specifications.
- Sets port pins (including pins also used as built-in I/Os) to general-purpose input / output port mode.
- Pulls up the CLK pin to 1"H" level.
- Sets the ALE pin to "L" level (the case of TMP93CS45), to High Impeadance (Hi-Z) (the case of TMP93CS44).

Note 1: By resetting, register in the CPU except program counter (PC), status register (SR) and stack pointer (XSP) and the data in internal RAM are not changed.

Note 2: The CLK pin is pulled up to "H" level during reset. When the voltage is put down externally, there is possible to cause malfunctions.

Figure 3.1 (1) and (2) show the reset timing chart of TMP93CS45 and TMP93CS44.

# 3.1.2 AM8/16 pin

#### (1) TMP93CS44

Set this pin to "H". After reset, the CPU accesses the internal ROM with 16 bit bus width. The bus width when the CPU accesses an external area is set by Chip Select/Wait Control Register and the registers of Port 1, which are described in section 3.6.2 (The value of this pin is ignored and the value set by register is active.)

#### (2) TMP93CS45

① With fixed 16-bit data bus external 16-bit data bus or 8-bit data bus is selectable

Set this pin to "L". Port 1, AD8 to 15 and A8 to 15 pins are fixed to AD8 to 15 functions. The values set in Port 1 control register and Port 1 function register are invalid.

The external data bus width is set by the chip select/wait control register which is described in section 3.6.2.

It is necessary to set the program memory to be accessed to 16-bit data bus after reset.

#### 2 With fixed external 8-bit data bus

Set this pin to "H". Port 1, AD8 to 15 and A8 to 15 pins are fixed to A8 to 15 functions. The values set in Port 1 control register and Port 1 function register are invalid.

The values of bit 4 <B0BUS>, <B1BUS> and <B2BUS> in the chip select/wait control register described in section 3.6.2 are invalid. The external 8-bit data bus is fixed.




Figure 3.1 (1) TMP93CS45 Reset Timing Chart




Figure 3.1 (2) TMP93CS44 Reset Timing Chart

# 3.2 Memory Map

Figure 3.2 is a memory map of the TMP93CS44/S45.




Figure 3.2 Memory map


# 3.3 Dual Clock, Standby Function

Dual Clock, Stand by Control Circuits consist of (1) System clock Controller, (2) Prescaler Clock Controller and (3) Standby Controller.


The Oscillator operating mode is classified to (a) Single Clock mode (only X1, X2 pin), and (b) Dual Clock mode (X1, X2, XT1, XT2 pin).

Figure 3.3 (1) shows a transition figure. Figure 3.3 (2) shows the block diagram.

Figure 3.3 (3) shows I/O registers. Table 3.3 (1) shows the internal operation and system clock.



### (a) Single Clock mode transition figure



(b) Dual Clock mode transition figure

Figure 3.3 (1) Transition Figure

The Clock Frequency input from X1, X2 pin is called fc, and the Clock Frequency input from XT1, XT2 pin is called fs. The clock frequency selected by SYSCR1 < SYSCK > is called system clock  $f_{FPH}$ . The devided clock of  $f_{FPH}$  is called system clock  $f_{SYS}$ , and the 1 cycle of  $f_{SYS}$  is called 1 state.

Table 3.3 (1) Internal operation and system clock

	Operating	Oscil	lator	CPU	internal I/O	System clock	
Mada		High Frequency (fc)	Low Frequency (fs)	Low I I I		f <sub>SYS</sub>	
c k	RESET			reset	reset	fc/ <sub>32</sub>	
	NORMAL			operate	anarata		
٥	RUN	oscillation	cton		operate	programmable (fc/ <sub>2</sub> , fc/ <sub>4</sub> , fc/ <sub>8</sub> ,	
9 - 6	IDLE2		stop	stop -	stop only A/D	fc/ <sub>16</sub> , fc/ <sub>32</sub> )	
-i	IDLE1				stop		
S	STOP	stop			stop	stop	
	RESET	oscillation	stop	reset	reset	fc/ <sub>32</sub>	
c k	NORMAL	Oscillation	programmable	operate	operate	programmable (fc/ <sub>2</sub> , fc/ <sub>4</sub> , fc/ <sub>8</sub> , fc/ <sub>16</sub> , fc/ <sub>32</sub> )	
0	SLOW	programmable	oscillation	Operate	Operate	fs/2	
<u>ا</u> _	RUN	Oscillator being (	used as system			programmable	
пa	IDLE2		clock : oscillation Other oscillator : programmable		stop only A/D	(fc/2, fc/4, fc/8,	
	IDLE1	outer oscillator : programmable			stop	fc/ <sub>16</sub> , fc/ <sub>32</sub> , fs/ <sub>2</sub> )	
	STOP	sto	op		3.0p	stop	




Figure 3.3 (2) Block Diagram of Dual Clock, Standby circuits

SYSCR0 (006EH)

SYSCR1 (006FH)

**CKOCR** (006DH)

	7	6	5	4	3	2	1	0
bit Symbol	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
Read / Write				R/	W			
After reset	1	0	1	0	0	0	0	0
Function	High Frequency oscillator (fc) 0 : stop 1 : oscillation	Low Frequency oscillator (fs) 0 : stop 1 : oscillation	High Frequency oscillator (fc) after released STOP mode 0 : stop 1 : oscillation	Low Frequency oscillator (fs) after released STOP mode 0: stop 1: oscillation	slect clock after released STOP mode 0 : fc 1 : fs	Warm-Up Timer 0 write: don't care 1 write: start timer 0 read: end warm-up 1 read: not end warm-up	select prescale 00 : f <sub>FPH</sub> 01 : fs 10 : fc/(16 × 11 : (reserve	4)
	7	6	5	4	3	2	1	0
bit Symbol					SYSCK	GEAR2	GEAR1	GEAR0
Read / Write					:	R/	w	
After reset					0	1	0	0
Function					select system clock 0 : fc 1 : fs	select gear v 000 : fc 001 : fc/2 010 : fc/4 011 : fc/8 100 : fc/16 101 : (rese 110 : (rese	rved) rved)	quency (fc)
	7	6	5	4	3	2	1	0
bit Symbol							ALEEN	CLKEN
Read / Write							R/	W
After reset							0/1 <sub>(Note2)</sub>	0/1 <sub>(Note2)</sub>
Function							ALE Pin output control 0: HZ output 1: ALE output	CLK pin output control 0 : HZ output 1 : CLK output
	7	6	5	4	3	2	1	0
bit Symbol	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE
Read / Write				R/	W			
After reset	1	0	0	0	0	0	0	0
Function	WDT control 0 : disable 1 : enable	WDT Detection  00: 2 <sup>15</sup> /f <sub>SYS</sub> 01: 2 <sup>17</sup> /f <sub>SYS</sub> 10: 2 <sup>19</sup> /f <sub>SYS</sub> 11: 2 <sup>21</sup> /f <sub>SYS</sub>	n Time	Warm-Up Timer 0: 2 <sup>14</sup> / frequency inputted 1: 2 <sup>16</sup> / frequency inputted	HALT mode  00 : RUN mod 01 : STOP mod 10 : IDLE1 md	ode ode	0 : Don't care 1 : Connects WDT output to RESET pin internally.	Pin state control in STOP mode 0 : I/O off 1 : Remains the state before HALT

**WDMOD** (005CH)

Note 1:

SYSCR1 < bit 7-4 > and CK0CR < bit 7-2 > are read as "1".

In the TMP93CS44, resetting sets < ALEEN > , < CLKEN > bit to "0". (High impedance ALE and CLK)

In the TMP93CS45, resetting sets < ALEEN > , < CLKEN > bit to "1". (output ALE and CLK) The CLK Note 2:

pin is internally pulled up during reset, regardless of the product types.

Writing "0" to SYSCR1<SYSCK>enables the high-frequency oscillator regardless of the value of Note 3: SYSCR0 < XEN >. Additionally, writing "1" to <SYSCK > register enebles the low-frequency oscillator regardless of th value of SYSCR0 < XTEN >.

Figure 3.3 (3) I/O registers about Dual Clock, Standby

# 3.3.1 System Clock Controller

The system clock controller generates system clock ( $f_{SYS}$ ) for CPU core and internal I/O. It contains two oscillation circuits and clock gear circuit for high frequency (fc). The register SYSCR1<SYSCK> changes system clock to either fc or fs, SYSCR0<XEN>, <XTEN> controls enable / disable each oscillator, SYSCR1<GEAR 2 to 0> changes high frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16), and these functions can reduce the power consumption of the equipment in which the device is installed.

The system clock (f<sub>SYS</sub>) is set to fc/32 (fc/16×1/2) because of  $\langle XEN \rangle = "1"$ ,  $\langle XTEN \rangle = "0"$ ,  $\langle SYSCK \rangle = "0"$ ,  $\langle GEAR\ 2$  to  $0 \rangle = "100"$  by resetting.

For example,  $f_{SYS}$  is set to 0.625 MHz by resetting the case of 20 MHz oscillator is connected to X1, X2 pins.

The high frequency (fc) and low frequency (fs) clocks can be easily obtained by connecting a resonator to the X1/X2, XT1/XT2 pins, respectively. Clock input from an external oscillator is also possible.

The XT1, XT2 pins have also Port 66, 67 function. Therefore the case of single clock mode, the XT1, XT2 pins can be used as I/O port pins.




Figure 3.3 (4) Examples of Resonator Connection

Note 1: Note on using the low frequency oscillation circuit.

In connecting the low frequency resonator to ports 66 and 67, it is necessary to make the following settings to reduce the power consumption.

(connecting with resonators) P6CR<P66C, P67C>="11", P6<P66, P67>="00" (connecting with oscillators) P6CR<P66C, P67C>="11", P6<P66, P67>="10"

Note 2: Accurate adjustment of the oscillation frequency

The CLK pin outputs at 1/2 the system clock frequency (FSYS/2) is used to monitor the oscillation clock. With a system requiring adjustment of the oscillation frequency, an adjusting program must be written.

# (1) Switching from NORMAL to SLOW mode

When the resonator is connected to X1, X2, or XT1, XT2 pin, the warm-up timer is used to change the operation frequency after getting stabilized oscillation.

The warm-up time can be selected by WDMOD<WARM>.

This starting and ending of warm-up timer are performed like the following example 1, 2 by program.

- Note 1: The warm-up timer is also used as a watchdog timer. So, when it is used as a warm-up timer, the watchdog timer must be disabled.
- Note 2: The case of using oscillator (not resonator) with stabilized oscillation, a warm-up timer is not need.
- Note 3: The warm-up timer is operated by a oscillation clock. Therefore, warm-up time has an error.

Table 3.3 (2) Warm-up Time


	• • •	
Warm-up Time WDMOD <warm></warm>	Change to NORMAL	Change toSLOW
0 (2 <sup>14</sup> /frequency)	0.8192 (ms)	500 (ms)
1 (2 <sup>16</sup> /frequency)	3.2768 (ms)	2000 (ms)

at fc = 20 MHz, fs = 32.768 kHz

# Clock Setting Example 1:

Changing from the high frequency (fc) to the low frequency (fs).


SYSCR0	EQU	006EH	
SYSCR1	EQU	006FH	
WDCR	EQU	005DH	
WDMOD	EQU	005CH	
	RES	7, (WDMOD)	; ) ~
	LD	(WDCR), B1H	; ; } Disables Watchdog Timer.
	SET	4, (WDMOD)	; Sets Warm-up Time to 216/fs.
	SET	6, (SYSCR0)	; Enables Low Frequency Oscillation
	SET	2, (SYSCR0)	; Clears and starts Warm-up Timer.
WUP:	BIT	2, (SYSCR0)	; } Detects End of Warm-up Timer.
	JR	NZ, WUP	; ) Detects End of Warm-up Timer.
	SET	3, (SYSCR1)	; Changes $f_{SYS}$ from fc to fs.
	RES	7, (SYSCR0)	; Disables High Frequency Oscillation.
	SET	7, (WDMOD)	; Enables Watchdog Timer.



# Clock Setting Example 2:

changing from the low frequency (fs) to the high frequency (fc).

SYSCR0	EQU	006EH	
SYSCR1	EQU	006FH	
WDCR	EQU	005DH	
WDMOD	EQU	005CH	
	RES	7, (WDMOD)	; Disables Wetchder Timer
	LD	(WDCR), B1H	;
	RES	4, (WDMOD)	; Sets Warm-up Time to 214/fc.
	SET	7, (SYSCR0)	; Enables High Frequency (fc).
	SET	2, (SYSCR0)	; Clears and Starts Warm-up Timer.
WUP:	BIT	2, (SYSCR0)	; ) Betata Factor (Wanna an Times
	JR	NZ, WUP	;
	RES	3, (SYSCR1)	; Changes f <sub>SYS</sub> from fs to fc.
	RES	6, (SYSCR0)	; Disables Low Frequency Oscillation.
	SET	7, (WDMOD)	; Enable Watchdog timer



**TOSHIBA** 

### (2) Clock Gear Controller

When the high-frequency clock fc is selected at SYSCR1 < SYSCK> = "0", the clock gear select register SYSCR1 < GEAR2 to 0> sets f<sub>FPH</sub> to either fc, fc/2, fc/4, fc/8, fc/16. Switching f<sub>FPH</sub> with the clock gear reduces the power consumption.

### Clock Setting Example 3:

Changing gear value of the high-frequency clock

#### (High-frequency clock gear changing)

To change the frequency of the clock gear, write the value to SYSCR1<GEAR2 to 0> register. It is necessary to continue the warm-up time until changing after writing the register value.

There is a possibility that the instruction next to the clock-gear-changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock-gear-changing instruction by the clock gear after changing, input the dummy instruction (instruction to execute the write cycle) as follows.

# (Example)

```
SYSCR1 EQU 006FH
LD (SYSCR1), XXXX0001B ; Changes f<sub>SYS</sub> to fc/4.
LD (DUMMY), 00H ; Dummy instruction
Instruction to be executed by the clock gear after changing
```

X: Don't care

#### 3.3.2 Prescaler Clock Controller

The 9-bit prescaler provides a clock to 8-bit Timer 0, 1, 2, 3, 16-bit Timer 4, 5, and Serial Interface 0, 1. The clock input to the 9-bit prescaler is selected either  $f_{\rm FPH}$ ,  $f_{\rm c}/16$ , or fs by SYSCR0 < PRCK1, 0> register.

<PRCK1, 0 > register is initialized to "00" by resetting.

When the IDLE 1 mode (operates only oscillator) is used, set TRUN<PRRUN> to '0' to stop 9 bit prescaler before 'HALT' instruction is executed.

### 3.3.3 Internal Clock Pin Output Function

CLK pin outputs fsys divided by 2 internal clock.

Outputs are specified by the clock output control register CKOCR < CLKEN >. Writing "1" sets clock output, and writing "0" sets high impedance. After reset, CKOCR < CLKEN > is depended on each product types. It is necessary to set for each usage. Table 3.3 (3) shows the value and operation after reset.

During reset, CLK pin is internally pulled up regardless of the value of <CLKEN> register. See TMP93CS44/S45 Reset Timing Chart in figure 3.1 (1), (2).

Type No. CKOCR < CLKEN > CLK pin operation

TMP93CS44 0 High impedance

TMP93CS45 1 f<sub>SYS</sub>/2 clock output

Table 3.3 (3) < CLKEN > and CLK pin operation after reset

Note: To set C<CLKEN> = "0" and set CLK pin to high impedance, pull up externally to prevent through current which follows to the input buffer of CLK pin.

**TOSHIBA** 

# 3.4 Interrupts

TLCS-900 interrupts are controlled by the CPU interrupt mask flip-flop <IFF2 to 0> and the built-in interrupt controller.

Altogether the TMP93CS44 / S45 have the following 33 interrupt sources:

Internal interrupts ...... 26

• Software interrupts: 8

• Illegal instruction execution: 1

• Interrupts from built-in I/Os: 17

External interrupts ......

• External pins (NMI, INT0, INT1, INT4, to INT7)

A fixed individual interrupt vector number is assigned to each interrupt source; six levels of priority can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority of 7.

When an interrupt is generated, the interrupt controller sends the value of the priority of the interrupt source to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the value of the highest priority (7 for non-maskable interrupts is the highest) to the CPU.

The CPU compares the value of the priority sent with the value in the CPU interrupt mask register (IFF2 to 0). If the value is greater than that the CPU interrupt mask register, the interrupt is accepted. The value in the CPU interrupt mask register (IFF2 to 0) can be changed using the EI instruction (Executing EI n changes the contents of  $\langle$  IFF2 to 0 $\rangle$  to n). For example, programming EI 3 enables acceptance of maskable interrupts with a priority of 3 or greater, and non-maskable interrupts which are set in the interrupt controller. The DI instruction ( $\langle$  IFF2 to 0 $\rangle$  = 7) operates in the same way as the EI 7 instruction. Since the priority values for maskable interrupts are 0 to 6, the DI instruction is used to disable acceptance of maskable interrupts. The EI instruction becomes effective immediately after execution (With the TLCS-90, the EI instruction becomes effective after execution of the subsequent instruction).

In addition to the general-purpose interrupt processing mode described above, there is also a Micro DMA processing mode. Micro DMA is a mode used by the CPU to automatically transfer byte or word data. It enables the CPU to process interrupts such as data saves to built-in I/Os at high speed.

Figure 3.4 (1) is a flowchart showing overall interrupt processing.




Figure 3.4 (1) Interrupt Processing Flowchart

### 3.4.1 General-Purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows:

- (1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt controller generates interrupt vectors in accordance with the default priority (which is fixed as follows: the smaller the vector value, the higher the priority), then clears the interrupt request.
- (2) The CPU pushes the program counter and the status register to the system stack area (area indicated by the system mode stack pointer (XSP)).
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2 to 0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU increments the INTNEST (Interrupt Nesting Counter).
- (5) The CPU jumps to address stored at FFFF00H + interrupt vector, then starts the interrupt processing routine.

The following diagram shows all the above processing state number.

Bus Width of Stack Area	Bus Width of Interrupt Vector Area	Interrupt processing state number
8 bit	8 bit	35
o bit	16 bit	31
16 bit	8 bit	29
	16 bit	25

To return to the main routine after completion of the interrupt processing, the RETI instruction is usually used. Executing this instruction restores the contents of the program counter and the status registers and decrements INTNEST (Interrupt Nesting Counter).


Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher than the value in the CPU mask register <IFF2 to 0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.

The interrupt request with a priority higher than the accepted now interrupt during the CPU is processing above (1) to (5) is accepted before the 1'st instruction in the interrupt processing routine, causing interrupt processing to nest. (This is the same case of over lapped each Non-Maskable interrupt (level "7").) The CPU does not accept an interrupt request of the same level as that of the interrupt being processed.

Resetting initializes the CPU mask registers <IFF2 to 0> to 7; therefore, maskable interrupts are disabled.


The following (1) to (5) show a flowchart of interrupt processing.

#### (1) Maskable interrupt




During execution of the main program, the CPU accepts an interrupt request. The CPU increments the IFF so that the interrupts of level 1 are not accepted during processing the interrupt routine.

#### (3) Interrupt nesting




During processing the interrupts of level 3, the IFF is set to 4. When an interrupt with a level higher than level 4 is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.

### (5) Interrupt sampling timing




If an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level. The program counter which returns at ⑤ is the start address of INTTO interrupt routine.

### (2) Non-maskable interrupt



DI instruction is executed in the main program, so that the interrupts of only level 7 are accepted. The CPU does not increment the IFF even if the CPU accepts an interrupt request of level 7.

#### (4) Software interrupt



The CPU accepts the software interrupt request during DI status(IFF = 7) because of the level 7. The IFF is not changed by the software interrupts.

(example) \_\_\_\_ (underline) : Instruction \_\_\_\_ (\overline{\psi}, \overline{\psi}, \dots : Execution flow The addresses FFFF00H to FFFFFFH (256 bytes) of the TMP93CS44/S45 are assigned for interrupt vector area.

Table 3.4 (1) TMP93CS44 / S45 Interrupt Table

Default priority	Туре	Interrupt source	Vecter value "V"	Address refer to vector	HDMA start vector
1		Reset or SWI0 instruction	0000Н	FFF00H	-
2		SWI 1 instruction	0004H	FFF04H	_
3		Illegal instruction, or SWI2	0008H	FFF08H	_
4	Non-	SWI 3 instruction	000СН	FFF0CH	_
5	maskable	SWI 4 instruction	0010H	FFF10H	_
6		SWI 5 instruction	0014H	FFF14H	_
7		SWI 6 instruction	0018H	FFF18H	_
8		SWI 7 instruction	001CH	FFF1CH	_
9		NMI : NMI Pin input	0020H	FFF20H	08H
10		INTWD : Watch-dog timer	0024H	FFF24H	09H
11		INTO : INTO pin input	0028H	FFFF28H	0AH
12		INT1 : INT1 pin input	002CH	FFFF2CH	0BH
13		INT4 : INT4 pin input	0030H	FFFF30H	0CH
14		INT5 : INT5 pin input	0034H	FFFF34H	0DH
15		INT6 : INT6 pin input	0038H	FFFF38H	0EH
16		INT7 : INT7 pin input	003CH	FFFF3CH	0FH
17		INTTO : 8-bit timer0	0040H	FFFF40H	10H
18		INTT1 : 8-bit timer1	0044H	FFFF44H	11H
19		INTT2 : 8-bit timer2	0048H	FFFF48H	12H
20		INTT3 : 8-bit timer3	004CH	FFFF4CH	13H
21		INTTR4 : 16-bit timer4 (TREG4)	0050H	FFFF50H	14H
22	Maskable	INTTR5 : 16-bit timer4 (TREG5)	0054H	FFFF54H	15H
23		INTTR6 : 16-bit timer5 (TREG6)	0058H	FFFF58H	16H
24		INTTR7 : 16-bit timer5 (TREG7)	005CH	FFFF5CH	17H
25		INTT04 : 16-bit timer4 (Over flow)	0060H	FFFF60H	18H
26		INTT05 : 16-bit timer5 (Over flow)	0064H	FFFF64H	19H
27		INTRX0 : Serial receive (Channel.0)	0068H	FFFF68H	1AH
28		INTTX0 : Serial send (Channel.0)	006CH	FFFF6CH	1BH
29		INTRX1 : Serial receive (Channel.1)	0070H	FFFF70H	1CH
30		INTTX1 : Serial send (Channel.1)	0074H	FFFF74H	1DH
31		INTAD : A/D conversion completion	0078H	FFFF78H	1EH
32		INTS2 : Serial bus send and receive	007CH	FFFF7CH	1FH
_		(Reserved)	0080H	FFFF80H	20H
to		to	to	to	to
_		(Reserved)	00FCH	FFFFFCH	3FH

# Setting to Reset / Interrupt Vector

# ① Reset Vector

FFFF00H	PC (7 to 0)
FFFF01H	PC (15 to 8)
FFFF02H	PC (23 to 16)
FFFF03H	XX

The vector base addresses are depended on the products.

Type No.	Vector base address	PC setting sequence after reset	Notes
TMP93CS44 TMP93CS45 TMP93PS44	FFFF00H	PC (7 to 0) ← address FFFF00H PC (15 to 8) ← address FFFF01H PC (23 to 16) ← address FFFF02H	P27 to 20/A23 to 16 pins input ports with pull- up due to reset. The logic data is "FFH". When Port 2 is used as A23 to 16 pins to access the program ROM, set PC (23 to 16) to "FFH" and the reset vector to "FF0000H to FFFFFFH". (for mainly products without ROM)

# ② Interrupt Vector (except Reset Vector)

XX : don't care

(Setting Example)

Sets the Reset Vector: FF0000H,  $\overline{NMI}$  Vector: FF9ABCH, INTAD Vector: 123456H.

ORG FFFF00H

DL FF0000H ; Reset = FF0000H

ORG FFFF20H

;  $\overline{\text{NMI}} = \text{FF9ABCH}$ DL FF9ABCH

ORG FFFF78H

DL 123456H ; INTAD = 123456H

ORG FF0000H

LD A, B Note:

ORG, DL are Assembler Directives. ORG FF9ABCH ORG: control location counter

DL : defines long word (32-bits) data LD B, C

ORG 123456H LD

C, A

#### 3.4.2 Micro DMA

In addition to the conventional interrupt processing, the TLCS-900 also has a Micro DMA function. When an interrupt is accepted, in addition to an interrupt vector, the CPU receives data indicating whether processing is Micro DMA mode or general-purpose interrupt. If Micro DMA mode is requested, the CPU performs Micro DMA processing.

The TLCS-900 can process at very high speed because it has transfer parameters in dedicated registers in the CPU. Since those dedicated registers are assigned as CPU control registers, they can only be accessed by the LDC instruction.

### (1) Micro DMA operation

Micro DMA operation starts when the accepted interrupt vector value matches the Micro DMA start vector value. The Micro DMA has four channels so that it can be set for up to four types of interrupt source.

When a Micro DMA interrupt is accepted, data is automatically transferred from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented. If the value in the counter after decrementing is other than 0, Micro DMA processing is completed; if the value in the counter after decrementing is 0, general-purpose interrupt processing is performed.

32-bit control registers are used for setting transfer source / destination addresses. However, the TLCS-900 has only 24 address pins for output. A 16M-byte space is available for the Micro DMA.


There are two data transfer modes: one-byte mode and one-word mode. Incrementing, decrementing, and fixing the transfer source / destination address after transfer can be done in both modes. Therefore data can easily be transferred between I/O and memory and between I/Os. For details of transfer modes, see the description of transfer mode registers.

The transfer counter has 16 bits, so up to 65536 transfers (the maximum when the initial value of the transfer counter is 0000H) can be performed for one interrupt source by Micro DMA processing.

When the transfer counter is decremented to "0" after data is transferred with micro DMA, general-purpose interrupt processing is performed. After processing the general-purpose interrupt, starting the interrupts of the same channel restarts the transfer counter from 65536. If necessary, reset the transfer counter.

Interrupt sources processed by Micro DMA processing are those with the Micro DMA start vectors listed in Table 3.4 (1).

The following timing chart is a Micro DMA cycle of the Transfer Address INC rement mode (Condition: MAX mode, 16 bit Bus width for 16M Byte, 0 wait).



(Note 3) This may be a dummy cycle with an instruction queue buffer. (Note 1) These 2 states are added in the case that the bus width of the source address area is 8 bits.

(Note 2) These 2 states are added in the case that the bus width of the destination address area is 8 bits.





Figure 3.4 (3) Micro DMA cycle (COUNT = 0)

(Note 1) These 2 states are added in the case that the bus width of the source address area is 8 bits.
(Note 2) These 2 states are added in the case that the bus width of the

destination address area is 8 bits.

(Note 3) This be a cummy cycle with an instruction queue buffer. (Note 4) These 2 states are added in the case of the bus width of stack address area is 8 bits.

# (2) Register configuration (CPU control register)




These Control Register can not be set only "LDC cr, r" instruction.

# Example:

LD	XWA, 100H
LDC	DMAS0, XWA
LD	XWA, 50H
LDC	DMAD0, XWA
LD	WA, 40H
LDC	DMAC0, WA
LD	A, 05H
LDC	DMAM0, A

# (3) Transfer mode register details



(1 states = 100 ns at 20 MHz, High frequency mode)

Note1: n: corresponds to micro DMA channels 0 to 3.

DMADn +/ DMASn +: Post-increment (Increments register value after transfer.)
DMADn -/ DMASn -: Post-decrement (Decrement register value after transfer.)

Note2: Execution time: When setting source address/destination address area to 16-bit bus,

OWAIT.

Clock condition: fc = 20 MHz, Clock gear: 1 (fc)

Note3: Do not use the codes other than the above mentioned codes for transfer mode register.

### 3.4.3 Interrupt Controller

Figure 3.4 (2) is a block diagram of the interrupt circuits. The left half of the diagram shows the interrupt controller; the right half includes the CPU interrupt request signal circuit and the HALT release signal circuit.

Each interrupt channel (total of 24 channels) in the interrupt controller has an interrupt request flip-flop, interrupt priority setting register, and a register for storing the Micro DMA start vector. The interrupt request fip-flop is used to latch interrupt requests from peripheral devices. The flip-flop is cleared to 0 at reset, when the CPU reads the interrupt channel vector after the acceptance of interrupt, or when the CPU executes an instruction that clears the interrupt of that channel (writes 0 in the clear bit of the interrupt priority setting register).

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

$$INTEOAD \leftarrow ---- O --- B$$

The status of the interrupt request flip-flop is detected by reading the clear bit. Detects whether there is an interrupt request for an interrupt channel.

The interrupt priority can be set by writing the priority in the interrupt priority setting register (eg, INTE0AD, INTE45, etc.) provided for each interrupt source. Interrupt levels to be set are from 1 to 6. Writing 0 or 7 as the interrupt priority disables the corresponding interrupt request. The priority of the non-maskable interrupt (NMI pin, watchdog timer, etc.) is fixed to 7. If interrupt requests with the same interrupt level are generated simultaneously, interrupts are accepted in accordance with the default priority (the smaller the vector value, the higher the priority).

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2 to 0> set in the Status Register by the interrupt request signal with the priority value sent; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR<IFF2 to 0>. Interrupt requests where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine. When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2 to 0>.

The interrupt controller also has four registers used to store the Micro DMA start vector. These are I/O registers; unlike other Micro DMA registers (DMAS, DMAD, DMAM, and DMAC). Writing the start vector of the interrupt source for the Micro DMA processing (see Table 3.4.(1)), enables the corresponding interrupt to be processed by Micro DMA processing. The values must be set in the Micro DMA parameter registers (eg, DMAS and DMAD) prior to the Micro DMA processing.




Figure 3.4 (2) Block Diagram of Interrupt Controller

 $\leftarrow\!\mathsf{Interrupt}\,\mathsf{source}$ ←bit Symbol ←Read / Write ←After reset

# Interrupt priority setting register

(Prohibit read-modify-write)

							(1.101110101		
Symbol	Address	7	6	5	: 4	3	2	1	0
				TAD				T0	
INTE0AD	0070H	IADC	IADM2	IADM1	IADM0	IOC	10M2	10M1	10M0
INTLOAD	007011	R/W		W		R/W		W	
		0	0	0	0	0	0	0	0
			IN	IT5			IN	T4	
		I5C		: I5M1	: 15M0	I4C		. I4M1	: I4M0
INTE45	0071H	R/W		W	101110	R/W	:	W	
		0	0	: 0	. 0	0	0	: 0	. 0
					. •			T6	. •
		I7C	17M2	: I7M1	: I7M0	I6C	: I6M2	16M1	: I6M0
INTE67	0072H	R/W	171012	•	: 171010	R/W	HOIVIZ		; IOIVIO
		0	0	: 0	: 0	0		: 0	: 0
		U			: 0	U	0		: 0
		1740		(Timer1)	:	1706	INTTO (		=0.50
INTET10	0073H	IT1C	111IVI2	•	IT1M0	IT0C	: 110IVI2	IT0M1	: 110IVIO
	-	R/W	_	<u> W</u>		R/W	<u> </u>	<u> W</u>	
		0	0	. 0	. 0	0	0	0	0
			INTT3	(Timer3)			INTT2 (	Timer2)	
INTET32	0074H	IT3C	IT3M2	IT3M1	IT3M0	IT2C	IT2M2	IT2M1	IT2M0
INTELSE	0074111	R/W		W		R/W	:	W	
		0	0	0	0	0	0	0	0
			INTTR5	(TREG5)			INTTR4	(TREG4)	
	007511	IT5C		: IT5M1	: IT5M0	IT4C			: IT4M0
INTET54	0075H	R/W		W		R/W	:	W	•
		0	0	: 0	0	0	0	0	0
				(TREG7)		Ť	INTTR6	•	
		IT7C		: IT7M1	: IT7M0	IT6C		IT6M1	: IT6M0
INTET76	0076H	R/W	1171412	: 1171011 W	: 1171010	R/W	1101012	<u>: 1101011</u> W	: 1101010
		0	0	· 0	. 0	0	. 0		. 0
		U			; U	U			: 0
		ITOEC		TO5		ITO 46		TO4	: 170 4540
INTEO54	0077H		TTOSIVIZ		I : ITO5M0		ITO4M2		; 11041010
		R/W	_	<u> W</u>		R/W		<u> W</u>	
		0	0	: 0	. 0	0	0	: 0	0
				TX0	_			RX0	
INTES0	0078H		ITX0M2	: ITX0M	I ⋮ ITX0M0		IRX0M2	IRX0M1	: IRX0M0
	0070	R/W		W	_	R/W		W	
		0	0	0	0	0	0	0	0
			INT	TX1			INT	RX1	
INTES1	0079H	ITX1C	ITX1M2	: ITX1M	I ⋮ ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTEST	00/90	R/W		W		R/W	:	W	
		0	0	: 0	0	0	0	0	0
			IN	JT1			IN	rs2	
		I1C	11M2	: I1M1	: I1M0	IS2C		: IS2M1	: IS2M0
INTE1S2	007AH	R/W		: 11W11		R/W	:	. 1321V11	
		0	0	· 0	: 0	0	0	. 0	0
				<u>.                                     </u>	: 0			<u>.                                     </u>	. •
		<del></del>		$\Rightarrow \equiv$					
IxxIVI2	IxxIVI1	IxxIVI	n		Function	(\M/rite)			

				<del></del>		
<b>└</b> →	IxxIVI2	lxxIVI1	lxxIVI0		Function (Write)	
	0 0 0 1 1 1	0 1 1 0 1	0 1 0 1 0 1 0	Sets interrupt Sets interrupt Sets interrupt Sets interrupt Sets interrupt Sets interrupt	rrupt request. request level to "1". request level to "2". request level to "3". request level to "4". request level to "5". request level to "6". rrequest level to "6".	
<b>→</b>	IxxC		unction (Re	ad)	Function (Write)	
	•					

	lxxC	Function (Read)	Function (Write)
ı	0	Indicates no interrupt request.	Clears interrupt request flag.
	1	Indicates interrupt request.	Don't care

Note 1: Read-modify-write is prohibited.

Note 2: Note about clearing interrupt request flag

The interrupt request flag of INTRX0, INTRX1 are not cleared by writing "00" to IXXC because of they are level interrupts. They can be cleared only by resetting or reading SCBUFn.

\* Note about clearing interrupt request flag

The interrupt request flag of INTRX0, INTRX1 are not cleared by writing "00" to IXXC because of they are level interrupt s.

They can be cleared only by resetting or reading SCBUFn.

#### (2) External interrupt control

# Interrupt Input Mode Control Register

7 6 5 3 2 4 1 0 IIMC (007BH) bit Symbol IOIE **IOLE NMIREE** Read / Write W Prohibit After reset 0 0 0 read-**Function** (Note) 1: INT0 0: INTO edge :1: Can be modify-Always input mode accepted write write "0". enable 1: INTO level in NMI mode rising edge INT0 input enable (Note1) INTO disable (P35 function only) ➤ NMI rising edge enable Input enable Interrupt request generation at Note1: The INT0 pin can also be used for standby release as described later. Even if falling edge the pin is not used for standby release, setting this register to "0" maintains the Interrupt request generation at port function during standby mode. rising/falling edge Note2: Case of changing from level to edge for INT0 pin mode (<I0LE> "1"  $\rightarrow$  "0") Execution example: INTO level enable (Note2) LD (INTE0AD), xxxx0000B ; INTO disable, clean the request flag Rising edge detect interrupt LD (IIMC) , xxxxx10xB ; Change from level to edge High level interrupt LD (INTE0AD), xxxx0nnnB ; Set interrupt level "n" for INTO, clear

Note3: IIMC < bit 7 to 3 > is always read as "1".

Note4: See Electrical characteristics in section 4 for external 4 for external interrupt input pulse.

the request flag

# **Setting of External Interrupt Pin Functions**

Interrupt	Shared pin		Mode	Setting method							
NINAL	NMI		Falling edge	IIMC <nmiree> = 0</nmiree>							
NMI	(Dedicated pin)		- Falling and rising edges	IIMC <nmiree> = 1</nmiree>							
INITO	Dat	<b> </b>	Rising edge	IIMC <i0le> = 0, <i0ie> = 1</i0ie></i0le>							
INT0	P35	Level		IIMC<  OLE > = 1, <  OLE > = 1							
INT1	P40		Rising edge								
INT4	P42	<u>_</u>	Rising edge	T4MOD < CAP12M1,0 > = 0,0 or 0,1 or 1,1							
11114	P42	لم	Falling edge	T4MOD <cap12m1, 0=""> = 1, 0</cap12m1,>							
INT5	P43	<u></u>	Rising edge								
INITE	DAE	<u></u>	Rising edge	T5MOD < CAP34M1,0 > = 0,0 or 0,1 or 1,1							
INT6	P45	7	Falling edge	T5MOD <cap34m1, 0=""> = 1, 0</cap34m1,>							
INT7	P46		Rising edge								

#### (3) Micro DMA start vector

When the CPU reads the interrupt vector after accepting an interrupt, it simultaneously compares the interrupt vector with each channel's Micro DMA start vector (bits 2 to 6 of the interrupt vector). When the two match, the interrupt from the channel whose value matched is processed in Micro DMA mode. If the interrupt vector matches more than one channel, the channel with the lower channel number has a higher priority.

#### Micro DMA0 Start Vector

DMA0V (007CH) **Prohibit** readmodifywrite

	7	6	5	4	3	2	1	0	
bit Symbol				DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0	
Read / Write						W			
After reset				0	0	0	0	0	
Function	Micro DMA channel 0 processed by matching bits 2 to 6 of the interrupt vector.								

#### Micro DMA1 Start Vector

DMA1V (007DH) Prohibit readmodifywrite

	7	6	5	4	3	2	1	0			
bit Symbol				DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0			
Read / Write						W					
After reset				0	0	0	0	0			
Function	Micro DMA	cro DMA channel 1 processed by matching bits 2 to 6 of the interrupt vector.									

DMA2V (007EH) **Prohibit** readmodifywrite

# Micro DMA2 Start Vector

	7	6	5	4	3	2	1	0		
bit Symbol				DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0		
Read / Write						W				
After reset				0	0	0	0	0		
Function	Micro DMA	Micro DMA channel 2 processed by matching bits 2 to 6 of the interrupt vector.								

DMA3V (007FH) **Prohibit** readmodifywrite

#### Micro DMA3 Start Vector 7 6 5 4 3 2 1 0 bit Symbol DMA3V4 DMA3V3 DMA3V2 DMA3V1 DMA3V0 Read / Write W After reset 0 0 0 0 0 Function

Micro DMA channel 3 processed by matching bits 2 to 6 of the interrupt vector.

### (4) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently of each other. Therefore, if the instruction used to clear an interrupt request flag of an interrupt is fetched before the interrupt is generated, it is possible that the CPU might execute the fetched instruction to clear the interrupt request flag while reading the interrupt vector after accepting the interrupt. If so, the CPU would read the default vector "FFFF28H" and start the interrupt processing from the address "FFFF28H".

To avoid the above occurring, clear the interrupt request flag by entering the instruction to clear the flag after the DI instruction. In the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing instruction and following more than one instruction are executed. When EI instruction is placed immediately after clearing instruction, an interrupt becomes enable before interrupt request flags are cleared.

In the case of changing the value of the interrupt mask register<IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

# 3.5 Functions of Ports

The TMP93CS44 has 62 bits for I/O ports. The TMP93CS45 has 44 bits for I/O ports because Port0, Port1, P30, and P31 are dedicated pins for AD0 to 7, AD8 to 15 (or A8 to 15),  $\overline{RD}$ , and  $\overline{WR}$ .

These port pins have I/O functions for the built-in CPU and internal I/Os as well as general-purpose I/O port functions. Table 3.5 (1) lists the function of each port pin. Table 3.5 (2) lists I/O registers and specification.

Table 3.5 (1) Functions of Ports

(PU = With programmable pull-up resistor)

			abic 5.5 (1)	- and		( pull-up resistor )
Port Name	Pin Name	Pin No.	Direction	R	Direction setting unit	Pin name for built-in function
Port0	P00 to P07	8	I/O	_	Bit	AD0 to AD7
Port1	P10 to P17	8	I/O	_	Bit	AD8 to AD15 / A8 to A15
Port2	P20 to P27	8	I/O	PU	Bit	A0 to A7 / A16 to A23
Port3	P30	1	Output	_	(fixed)	RD
	P31	1	Output	_	(fixed)	WR
	P32	1	I/O	PU	Bit	HWR / SCK
	P33	1	I/O	_	Bit	SO /SDA
	P34	1	I/O	_	Bit	SI / SCL
	P35	1	I/O	_	Bit	INT0
Port4	P40	1	I/O	_	Bit	TI0 / INT1
	P41	1	I/O	_	Bit	ТО3
	P42	1	I/O	_	Bit	TI4/INT4
	P43	1	I/O	_	Bit	TI5/INT5
	P44	1	I/O	_	Bit	TO4
	P45	1	I/O	_	Bit	TI6/INT6
	P46	1	I/O	_	Bit	TI7 / INT7
	P47	1	I/O	_	Bit	TO6
Port5	P50 to P52	3	Input	-	(fixed)	AN0 to AN2,
	P53	1	Input	_	(fixed)	AN3/ADTRG
	P54 to P57	4	Input	-	(fixed)	AN4 to AN7
Port6	P60	1	I/O	PU	Bit	TXD0
	P61	1	I/O	PU	Bit	RXD0
	P62	1	I/O	PU	Bit	SCLK0/CTS0
	P63	1	I/O	PU	Bit	TXD1
	P64	1	I/O	PU	Bit	RXD1
	P65	1	I/O	PU	Bit	SCLK1/CTS1
	P66	1	I/O	-	Bit	XT1
	P67	1	I/O	_	Bit	XT2
Port7	P70	1	I/O	-	Bit	WAIT / (High current output)
	P71 to P77	7	I/O	-	Bit	(High current output)

Table 3.5 (2) I/O registers and specification (1/2)

X : don't care

Port 0	Port	Name	Specification	1		on't care
Port 0	Port	Ivairie	Specification	l,	o registe	r
Port 1				Pn	PnCR	PnFC
Port 1	Port 0	P00 to P07		×	0	
Port 1				×	1	None
Output port (Note 1)				×	×	
AD8 to AD15 bus (note 2)	Port 1	P10 to P17	Input port (note m1)	×	0	0
Port 2			Output port (Note1)	×	1	0
Port 2			AD8 to AD15 bus (note 2)	×	0	1
Input port (with pull-up)			AD8 to AD15 output (note 2)		1	
Output port	Port 2	P20 to P27	Input port (without pull-up)	0	0	0
Port 3   P30   Output port (Note1)   1   1   1   1   1   1   1   1   1			Input port (with pull-up)	1	0	0
Port 3				×	1	0
Port 3			A0 to A7 output (Note1)	1	0	1
Outputs RD only when accessing external space   1   None always outputs RD   0   1   1   1   1   1   1   1   1   1				1	1	1
P31   Output port (Note1)   X   None   Output WR only when accessing external space   X	Port 3	P30		×		0
P31			Outputs RD only when accessing external space	1	None	1
P31			always outputs RD	0	1	1
P32		P31		×	Nana	0
P32			Outputs WR only when accessing external space	×	None	1
Input port SCK Input(with pull-up)		P32			0	0
Output port				1	0	0
SCK Output ( <p32m>= 1)</p32m>				×	1	0
SCK Output ( <p32m>= 1)</p32m>					1	1
P33				×	1	1
Output port		P33		×	0	0
SDA I/O, SO Input				×	1	0
P34					1	1
SI Input		P34		×	0	0
Output port				×	0	×
SCL   /O				×	1	
P35				×		
Port 4		P35			0	None
Port 4         P40         Input port/TI0/INT         x         0         None           P41         Input port         x         0         0           Output port         x         1         0           Output port         x         1         0           TO3 Output         x         1         1           P42         Input port / T14 / INT4 Input         x         0           Output port         x         1         None           P43         Input port / T15 / INT5 Input         x         0					1	None
Output port   x   1   None	Port 4	P40		×	0	None
P41       Input port       x       0       0         Output port       x       1       0         TO3 Output       x       1       1         P42       Input port / T14 / INT4 Input       x       0         Output port       x       1         P43       Input port / T15 / INT5 Input       x       0				×		None
Output port         x         1         0           TO3 Output         x         1         1           P42         Input port / T14 / INT4 Input         x         0           Output port         x         1           P43         Input port / T15 / INT5 Input         x         0		P41				0
TO3 Output						
P42         Input port / T14 / INT4 Input         X         0           Output port         X         1           P43         Input port / T15 / INT5 Input         X         0				×	1	1
Output port         X         1           P43         Input port / T15 / INT5 Input         X         0		P42				
P43 Input port / T15 / INT5 Input × 0 None						۱
		P43		×	0	None
Output port   x   1			Output port	×	1	

Note 1: In the TMP93CS45, these functions are not available.

Note 2: In the TMP93CS45, these functions are fixed depending on the value of the AM8/16 pin.

Note 3: Using P35 pin as INTO, IIMC register has to be set enable interrupt.

Port	Name	Specification	L	/O registe	r	
			Pn	PnCR	PnFC	
Port 4	P44	Input port	×	0	0	
		Output port	×	1	0	
		TO4 Output	×	1	1	
	P45	Input port / T16 / INT6 Input	×	0		
		Output port	×	1	None	
	P46	Input port / T17 / INT7 Input	×	0	None	
		Output port	×	1		
	P47	Input port	×	0	0	
		Output port	×	1	0	
		TO6 Output	×	1	1	
Port 5	P50 to P57	Input port	×	NI.		
		ANO to AN7 Input (note 4)	×	No	ne	
Port 6	P60	Input port (without Pull-up)	×	0	0	
		Input port (with Pull-up)	×	0	0	
		Output port	0	1	0	
		TxD0 Output	1	1	1	
	P61	Input port / RxD0 Input (without Pull-up)	0	0		
		Input port / RxD0 Input (with Pull-up)	1	0	None	
		Output port	×	1		
	P62	Input port / SCLK0 / CTSO Input (without Pull-up)	0	0	0	
		Input port / SCLK0 / CTSO Input (with Pull-up)	1	0	0	
		Output port	×	1	0	
		SCLK0 Output	×	1	1	
	P63	Input port (without Pull-up)	0	0	0	
		Input port (with Pull-up)	1	0	0	
		Output port	×	1	0	
		TxD1 Output (note 3)	×	1	1	
	P64	Input port / RxD1 input (without Pull-up)	0	0		
		Input port / RxD1 input (with Pull-up)	1	0	None	
		Output port	×	1		
	P65	Input port / SCLK1 / CTS1 Input (without Pull-up)	0	0	0	
		Input port / SCLK1 / CTS1 Input (with Pull-up)	1	0	0	
		Output port	×	1	0	
		SCLK1 Output	×	1	1	
	P66, p67	Input port	×	0		
ĺ	''	Output port (note 5)	×	1	None	
		XT1/2 (note 6)	×	0		
Port 7	P70	Input port / WAIT Input	×	0		
		Output port	×	1	None	
1	P71 to P77	Input port	×	0	140116	
		Output port	×	1		

Note 4: Using P50 to P57 pins as input channels for the A/D converter, the channels are selected by ADMOD1<ADCH2 to 0>.

Note 5: Using P66 and P67 pins as the output ports, output is through the open-drain buffer.

Note 6: Using P66 and P67 pins as the XT1 to XT2, oscillation is enabled by the SYSCR0 register.

Resetting makes the port pins listed below function as general-purpose I/O ports. I/O pins programmable for input or output are set to input ports except P66/XT1, P67/XT2. To set port pins for built-in functions, a program is required.

Since the TMP93CS45 needs external ROMs, some ports are permanently assigned for memory-interface.

• P00 to P07 — AD0 to AD7

- $P30 \rightarrow \overline{RD}$
- P10 to P17 AD8 to AD15 (or A8 to A15)
- P31 WR

# 3.5.1 Port 0 (P00 to P07)

Port 0 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using the control register P0CR. Resetting sets all bits of P0CR to 0 and sets Port 0 to input mode. Figure 3.5 (3) shows the registers for Port 0.

In addition to functioning as a general-purpose I/O port, Port 0 also shares functions as an address data bus (AD0 to 7). To access external memory, Port 0 functions as an address data bus (AD0 to 7) and all bits of the control register P0CR are set to 0.

With the TMP93CS45, which needs external ROMs, Port 0 always functions as an address data bus (AD0 to 7) regardless of the value set in control register P0CR.




Figure 3.5 (1) Port 0

# 3.5.2 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using control register P1CR and function register P1FC. Resetting sets all bits of output latch P1, control register P1CR, and function register P1FC to 0 and sets Port 1 to input mode.

Figure 3.5 (3) shows the registers for Port 1.

In addition to functioning as a general-purpose I/O port, Port 1 also shares functions as an address data bus (AD8 to 15) or an address bus (A8 to 15).

With the TMP93CS45, which needs external ROMs, Port 1 always functions as an address data bus (AD8 to 15) (the case of AM8 /  $\overline{16}$  = "0"), as an address bus (A8 to 15) (the case of AM8 /  $\overline{16}$  = "1") regardless of the value set in control register P1CR.




Figure 3.5 (2) Port 1

PO (0000H)					Por	t 0 Registe	r							
Read / Write   Rew   After reset   Input mode (Output latch register becomes undefined.)			7	6	5	4	3	2	1	0				
After reset	(0000H)	bit Symbol	P07	P06	P05	P04	P03	P02	P01	P00				
Port   Control Register		Read / Write				R/\	W							
POCR		After reset		Inp	ut mode (Ou	tput latch re	gister beco	mes undefine	ed.)					
Dit Symbol   P07C   P06C   P05C   P04C   P03C   P02C   P01C   P00C   P		·			Port 0 C	Control Reg	gister							
Prohibit read-modify-write   Read / Write   No.   No	P0CR		7	6	5	4	3	2	1	0				
Read / Write		bit Symbol	P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C				
Function   O:IN 1:OUT (At external access, Port 0 becomes AD7 to 0 and POCR is set to 0.)		Read / Write				W	V							
Function   O:IN 1:OUT (At external access, Port 0 becomes AD7 to 0 and POCR is set to 0.)		After reset	0	0	0	0	0	0	0	0				
Port 1 Register	Wille	Function 0:IN 1:OUT (At external access, Port 0 becomes AD7 to 0 and POCR is set to 0.)												
Port 1 Register		L						——— Po	ort 0 I/O settii	ng				
P1 (0001H)														
P1					Por	t 1 Registe	r		1 Output					
Read / Write   R/W	P1		7	6	:	: -		2	1	0				
After reset   Input mode (Output latch register is set to "0".)	(0001H)	bit Symbol	P17	P16	P15	P14	P13	P12	P11	P10				
Port 1 Control Register   Price   Tour   Price   Pri		Read / Write		R/W										
P1CR		After reset			Input mode	(Output late	h register i	s set to "0".)						
Dit Symbol   P17C   P16C   P15C   P14C   P13C   P12C   P11C   P10C					Port 1 C	Control Reg	gister							
Prohibit read-modify-write  Read / Write  After reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	P1CR		7	6	5	4	3	2	1	0				
Read / Write		bit Symbol	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C				
Function   Contract of   Con	read-	Read / Write	W											
Function   Company   See P1FC below. >>		After reset	0	0	0	0	0	0	0	0				
P1FC (0005H) Prohibit read-modify-write    P1FC		Function		< <see below.="" p1fc="">&gt;</see>										
(0005H) Prohibit read-modify-write    Dit Symbol   P17F   P16F   P15F   P14F   P13F   P12F   P11F   P10F					Port 1 F	unction Re	gister							
Prohibit read-modify-write  Read / Write			7	6	5	4	3	2	1	0				
Read / Write		bit Symbol	P17F	P16F	P15F	P14F	P13F	P12F	P11F	P10F				
Function  P1FC/P1CR = 00 : IN, 01 : OUT, 10 : AD15 to 8, 11 : A15 to 8  Port 1 function setting  P1FC P1XF 0 1  P1CR P1XC 0 Input port Address data bus (AD15 to 8)  Address bus	read-	Read / Write				V	<b>V</b>							
Function  P1FC/P1CR = 00 : IN, 01 : OUT, 10 : AD15 to 8, 11 : A15 to 8  Port 1 function setting  P1FC P1XF 0 1  P1CR P1XC 0 Input port Address data bus (AD15 to 8)  Address bus		After reset	0	0	0	0	0	0	0	0				
P1FC < P1XF > 0 1  P1CR < P1XC > 0 1  O Input port (AD15 to 8)  1 Output port Address bus		Function		P1FC	/P1CR = 00 :	IN, 01 : OUT,	10 : AD15	to 8, 11 : A15	to 8					
P1FC < P1XF > 0 1  P1CR < P1XC > 0 1  O Input port (AD15 to 8)  1 Output port Address bus		L				► Port 1 fund	tion setting	<u> </u>						
P1CR < P1XC > Address data bus (AD15 to 8)  1 Output port Address bus														
0 Input port Address data bus (AD15 to 8)  1 Output port Address bus						P1CR <p1< td=""><td>xc&gt;</td><td>0</td><td></td><td>1</td></p1<>	xc>	0		1				
								Input por						
							1	Output po	Add	ress bus				

Note:  $\langle P1XF \rangle$  is bit X in register P1FC;  $\langle P1XC \rangle$ , in register P1CR.

Figure 3.5 (3) Registers for Ports 0 and 1

# 3.5.3 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose I/O port. I/O can be set on bit basis using the control register P2CR and function register P2FC. All bits of the output latch P2 is set to "1" by reset, and all bits of P2CR and P2FC are cleared to "0". Port 2 becomes the input mode with the pull-up resistor.

In addition to functioning as a general-purpose I/O port, Port 2 also shares functions as an address data bus (A0 to 7) and an address bus (A16 to 23). Using Port 2 as address bus (A0 to 7 or A16 to 23), write "0" to output latches and be off the programmable pull-up resistor.




Figure 3.5 (4) Port 2

# Port 2 Register

P2 (0006H)

	7	6	5	4	3	2	1	0				
bit Symbol	P27	P26	P25	P24	P23	P22	P21	P20				
Read / Write		R/W										
After reset		Input mode (Output latch register is set to "1".)										

Note 1: When port 2 is used in the input mode, P2 register controls the built-in pull-up resistor. Readmodify-write is prohibited in the input mode or the I/O mode.

Setting the built-in pull-up resistor may be depended on the states of the input pin.

## Port 2 Control Register

P2CR (0008H) Prohibit readmodifywrite

	7	6	5	4	3	2	1	0			
bit Symbol	P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C			
Read / Write		W									
After reset	0	0 0 0 0 0 0 0									
Function		< <see below.="" p2fc="">&gt;</see>									

# **Port 2 Function Register**

P2FC
(0009H)
Prohibit
read-
modify-
write

	,	6	5	4	3	2	1	0		
bit Symbol	P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F		
Read / Write	W									
After reset	0	0	0	0	0	0	0	0		
Function	P2FC / P2CR = 00 : IN, 01 : OUT, 10 : A7 to 0, 11 : A23 to 16									

Port 2 function setting

P2FC <p2xf> P2CR<p2xc></p2xc></p2xf>	0	1
0	Input port	Address bus (A7 to 0)
1	Output port	Address bus (A23 to 16)

Note 2: <P2XF> is bit X in register P2FC; <P2XC>; in register P2CR. To set as an address bus A23 to 16, set P2FC after setting P2CR.

Figure 3.5 (5) Registers for Port 2

### 3.5.4 Port 3 (P30 to P35)

Port 3 is an 6-bit general-purpose I/O port.

I/O can be set on a bit basis, but note that P30 and P31 are used for output only. I/O is set using control register P3CR and function register P3FC. Resetting sets all bits of output latch P3 to 1. All bits of control register P3CR (bits 0 and 1 are unused), and function register P3FC are set to 0. Resetting also outputs 1 from P30 and P31.

In addition to functioning as a general-purpose I/O port, Port 3 also shares functions as an I/O for the CPU's control / status signal and serial bus interface.


With the TMP93CS44, when P30 pin is defined as  $\overline{RD}$  signal output mode (<P30F>=1), setting the output latch register <P30> to 0 outputs the  $\overline{RD}$  strobe (used for the pseudo static RAM) from the P30 pin even when the internal address area is accessed.

If the output latch register <P30> remains 1, the  $\overline{RD}$  strobe signal is output only when the external address area is accessed.

When P33 and P34 are used as the serial bus interface I/O pins in I2C bus mode (P3FC<P34F, P33F>="11"), set open drain outputs (ODE<ODE34, 33>="11").

With the TMP93CS45, which needs external ROMs, P30 outputs the  $\overline{RD}$  signal; P31, the  $\overline{WR}$  signal, regardless of the values set in function registers <P30F> and <P31F>.

The  $\overline{RD}$  signal is output not only when the external address area is accessed at < P30 > = "1" but also the internal address area is accessed at < P30 > = "0".






Figure 3.5 (6) Port 3 (P30, P31, P32)

# (3) P33 (SDA / SO), P34 (SCL / SI)




Figure 3.5 (7) Port3 (P33, P34)

# (4) P35 (INTO)

Port 35 is a general-purpose I/O port, and also used as an INT0 pin for external interrupt request input.




Figure 3.5 (8) Port 35




Figure 3.5 (8) Registers for Port 3

### 3.5.5 Port 4 (P40 to P47)

Port 4 is a 8-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 4 to the input port. In addition to functioning as a general-purpose I/O port, Port 4 also shares functions as an input for 8-bit timer 0 clock, 16-bit timer 4 and 5 clocks, an output for 8-bit timer F/F 3, 16-bit timer F/F4 and 6 output. Writing 1 in the corresponding bit of the Port 4 function register (P4FC) enables output of the timer.

# (1) P40, P41




Figure 3.5 (9) Port 4 (P40, P41)

# (2) P42 to P47




Figure 3.5 (10) Port 4 (P42 to P47)


# Port 4 Register

P4 (000CH)

	7	6	5	4	3	2	1	0		
bit Symbol	P47	P46	P45	P44	P43	462	P41	P40		
Read / Write	R/W									
After reset		Input mode								
	1	1 1 1 1 1 1 1								

## **Port 4 Control Register**


P4CR (000EH) Prohibit readmodifywrite



→ Port 4 I/O setting
 0 Input
 1 Output

# Port 4 Function Register

P4FC (0010H) Prohibit readmodifywrite



P4FC < P44F > 1

P4CR < P44C > 1

→ Setting P47 as TO6

P4FC < P47F > 1

P4CR < P47C > 1

Note) P40/TI0, P42/TI4, P43/TI5, P45/TI6, P46/TI7 pin does not have a register changing PORT / FUNCTION.

For example, when it is used as an input port, the input signal for port is inputted to 8/16 bit Timer as a timer input.

Figure 3.5 (11) Register for Port 4

# 3.5.6 Port 5 (P50 to P57)

Port 5 is an 8-bit input port, also used as an analog input pin for the internal A/D Converter. Additionally, P53 is also used as an analog conversion external trigger input pin (ADTRG).




Figure 3.5 (12) Port 5

P5 (000DH)

After reset

	7	6	5	4	3	2	1	0
bit Symbol	P57	P56	P55	P54	P53	P52	P51	P50
Read / Write				F	₹			

Input mode

Port 5 Register

Note) The input channel selection of A/D Converter is set by A/D Converter mode register ADMOD1.

Figure 3.5 (13) Registers for Port 5

### 3.5.7 Port 6 (P60 to P67)

Port 60 to 65 is a 6-bit general-purpose I/O port. I/Os can be set on a bit basis.

Resetting sets P60 to 65 to an input port and connects a pull-up resistor.

It also sets all bits of the output latch register to 1.

In addition to functioning as a general-purpose I/O port, P60 to 65 can also share function as an I/O for serial channels 0 and 1. Writing "1" in the corresponding bit of the Port 6 function register (P6FC) enables this function.

Resetting sets the function register value to '0' and sets all bits to input ports.

Port 66, 67 is a 2-bit general-purpose I/O port. I/Os can be set on a bit basis.

The output buffer for P66, 67 is an open drain type buffer.

Resetting outputs high-impedance (Hi-Z) because output latch and control register are set to "1".

In addition to functioning as a general-purpose I/O port, P66, 67 can also function as a low-frequency oscillator connecting pin (XT1, XT2) for dual clock mode. The dual clock function can be set by programming system clock control registers SYSCR0, 1.

## (1) Port 60 (TXD0), 63 (TXD1)

Ports 60 and 63 also function as serial channel TXD output pins in addition to I/O ports. They have a programmable open drain function.




Figure 3.5 (14) Ports 60 and 63

# (2) Port 61 (RXD0), 64 (RXD1)

Port 61 and 64 are I/O ports, and also used as RXD input pins for serial channels.




Figure 3.5 (15) Ports 61 and 64

# (3) Port 62 (CTS0 / SCLK0), 65 (CTS1 / SCLK1)

Port 62, 65 is an I/O port, and also used as a  $\overline{\text{CTS}}$  input pin and as a SCLK I/O pin for serial channels.




Figure 3.5 (16) Port 62, 65

# (4) Port 66 (XT1), 67 (XT2)

Port 66, 67 is general purpose I/O ports. It is also used as a low-frequency oscillator connecting pin.




Figure 3.5 (17) Port 66 to 67

P6 (0012H)

P6CR (0014H)

readmodify-

write

P6FC (0016H)

Prohibit

readmodify-

write

Note 2:

Note 3:

(connecting to a resonator)

(connecting to an oscillator)

Set P6CR < P66C, P67C > = "11", P6 < P66, P67 > = "00"

Set P6CR < P66C, P67C > = "11", P6 < P66, P67 > = "10"

Prohibit

P6CR < P65C >

1

#### Port 6 Register 5 7 6 4 3 2 1 0 bit Symbol P67 P66 P65 P64 P63 P62 P61 P60 Read / Write R/W After reset Output mode Input mode When port P6 is used in the input mode, P6 register controls the built-in pull-up resistor. Read-Note 1: modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin. Port 6 Control Register 7 6 2 1 0 5 4 3 P67C P66C P65C P64C P63C P62C P61C P60C bit Symbol Read / Write W After reset 1 1 0 0 0 0 0 0 Function 0: IN 1: OUT Port 6 I/O setting Note) Port 66, 67's output buffer is an open drain output type. 0 Input Output Port 6 Function Register 7 6 5 3 2 1 0 bit Symbol P65F P63F P62F P60F Read / Write W W W After reset 0 0 0 0 **Function** 0: PORT 0: PORT 0: PORT 0: PORT 1: SCLK1 1: TxD1 1: SCLK0 1: TxD0 P60 TxD0 output setting (Note) P6FC < P60F > P6CR < P60C> To set the TxD pin to open drain, write "1" in bit 0 (for TxD0 pin) or bit 1 (for TxD1 pin) of P62 SCLK0 output setting the ODE register. P6FC < P62F > 1 P61 / RXD0, P64 / RXD1 pins do not have a register changing PORT / FUNCTION. P6CR < P62C > When using as input ports, the serial receive data is input to SIO. P63 TxD1 output setting (Note) Notes on using low-frequency oscillation P6FC < P63F > circuit. To connect a low frequency resonator 1 to port 66, 67, it is necessary to set the P6CR < P63C > 1 following procedures to reduce the P65 SCLK1 output setting consumption power supply. P6FC < P65F > 1


Figure 3.5 (18) Register for Port 6

# 3.5.8 Port 7 (P70 to P77)

Port 7 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis. Port 7 can output large current and drive LED directly. In addition to I/O port, Port 70 also shares functions as WAIT input pin. Resetting sets the function register P7CR to 0, and all bits to input ports. Port 7 as an input port. It also sets all bits of the output latch register P7 to 1.

# (1) P70 (WAIT)

Port 70 is a general-purpose I/O port, and also used as an WAIT pin for external wait input.



### (2) P71 to P77




Figure 3.5 (19) Port 7

Р7 (0013H)

	7	6	5	4	3	2	1	0			
bit Symbol	P77	P76	P75	P74	P73	P72	P71	P70			
Read / Write		R/W									
After reset		Input mode									
	1	1	1	1	1	1	1	1			

#### Port 7 Control Register

P7CR (0015H)

**Prohibit** read-modifywrite.

				10107	-	11610110	-9	3001				
	7	6		5		4		3	2		1	0
bit Symbol	P77C	P76C		P75C		P74C		P73C	P72C		P71C	P70C
Read / Write		W										
After reset	0	0		0		0		0	0		0	0
Function	0 : IN 1 : OUT											

Port 7 I/O setting 0 Input Output

Note: P70/WAIT pin does not have a register changing PORT/FUNCTION. For example, when it is used as and input port, the input signal is inputted as WAIT input.

When it is used as WAIT input pin, bit <BmWn> of Bus Width WAIT control register must be specified.

Figure 3.5 (20) Registers for Port 7

# 3.6 Bus Width / Wait Controller, AM8 / 16 pin

TMP93CS44 / S45 have a built-in controller used to control wait (WAIT pin) and data bus size (8 or 16 bits) for any of the three block address areas.

And AM8 /  $\overline{16}$  pin selects external data bus width for TMP93CS45.

### 3.6.1 AM8 / $\overline{16}$ pin

#### (1) TMP93CS44

Set this pin to "H". After reset, the CPU accesses the internal ROM with 16 bit bus width. The bus width when the CPU accesses an external area is set by Chip Select / Wait Control Register (described at 3.6.2) and the registers of Port 1. (The value "1" of this pin is ignored and the value set by register is active)

#### (2) TMP93CS45

① With fixed external 16-bit data bus and external 16-bit data bus or 8-bit data bus is selectable

Set this pin to "L". Port1, AD8 to 15 and A8 to 15 pins are fixed to AD8 to 15 functions. The values set in Port 1 control register and Port 1 function register are invalid.

The external data bus width is set by the chip select / wait control register which is described in section 3.6.2.

It is necessary to set the program memory to be accessed to 16-bit data bus after reset.

#### 2 With fixed external 8-bit data bus

Set this pin to "H". Port1, AD8 to 15 and A8 to 15 pins are fixed to A8 to 15 functions. The values set in Port 1 control register and Port 1 function register are invalid.

The values of bit 4: <B0BUS>, <B1BUS>, and <B2BUS>, in the chip select / wait control register described in section 3.6.2 are invalid. The external 8-bit data bus is fixed.

# 3.6.2 Address / Data bus pins

Port 0/AD0 to 7, Port 1/AD8 to 15 and Port 2/AD16 to 23/A0 to 7 function as address / data bus for connecting the external memories and so on.

		1)	2	3	4	
Prod	ucts	TMP93CS4	45F (note4)	TMP93CS44F (note2), (note3)		
Number of address bus pins		max24 (to 16MB)	max24 (to 16MB)	max16 <sub>(to 64KB)</sub>	max8 <sub>(to 256B)</sub>	
Number of data bus pins		8	16	8	16	
Number of multiplexed pins		8	16	0	0	
Mode	EA	V	IL	V	ıH	
pins	AM8/16	V <sub>IH</sub> V <sub>IL</sub>		V <sub>IH</sub>		
	Port 0	AD0 to 7	AD0 to 7	AD0 to 7	AD0 to 7	
Port function	Port 1	A8 to 15	AD8 to 15	A8 to 15	AD8 to 15	
	Port 2	A16 to 23	A16 to 23	A0 to 7	A0 to 7	
Timing	chart	A23 to 8	A23 to 16	A15 to 0	A7 to 0	

Note 1: In case of ③ and ④, the data bus signals output the addresses since the signals are also used as the address bus. Writing "0" to bit CKOCR < ALEEN >, ALE signal can be stopped outputting.

Note 2: After reset operation, Port 0, Port 1 and Port 2 of TMP93CS44F function as Input ports.

Note 3: In case of TMP93CS44F, All ① to ④ can be available using P1CR, P1FC, P2CR and P2FC registers.

Note 4: In case of TMP93CS45F, Case ③ and ④ cannot be available.

# 3.6.3 Bus Width / Wait Control Registers

Table 3.6.(1) shows control registers.

One block address areas are controlled by 1-byte Bus-width / WAIT control registers (WAITC0, WAITC1, WAITC2).

#### (1) Data bus size select

Bit 4 (<B0BUS>, <B1BUS>, <B2BUS>) of the control register is used to specify data bus size. Setting this bit to 0 accesses the memory in 16-bit data bus mode; setting it to 1 accesses the memory in 8-bit data bus mode.

Changing data bus size depending on the access address is called dynamic bus sizing. Table 3.6 (1) shows the details of the bus operation.

This bit is changed by the state of AM8 /  $\overline{16}$  pin.

#### (2) Wait control

Control register bits 3 and 2 (<B0W1,0>, <B1W1,0>, <B2W1,0>) are used to specify the number of waits

These bits execute the following operation by setting.

- "00" A 2-state wait is inserted regardless of the WAIT pin status.
- "01" A 1-state wait is inserted regardless of the WAIT pin status.
- "10" A 1-state wait is inserted and the WAIT pin starus is sampled. If the pin is low, inserting the wait maintains the bus cycle until the pin goes high.
- "11" The bus cycle is completed without a wait (0 WAIT) regardless of the WAIT pin status.

#### (3) Address area specification

Control register bits 1 and 0 (<B0C1,0>, <B1C1,0>, <B2C1,0>) are used to specify the target address area. Setting these bits to 00 enables settings (Wait state, Bus size, etc.) as follows:

- \* WAITC0 setting enabled when 7F00H to 7FFFH is accessed.
- \* WAITC1 setting enabled when 880H to 7FFFH is accessed.
- \* WAITC2 setting enabled when 8000H to 3FFFFFH is accessed.

Setting bits to 01 enables setting for each block when 400000H to 7FFFFH is accessed. Setting bits to 10 enables them 800000H to BFFFFFH is accessed. Setting bits to 11 enables them when C00000H to FFFFFFH is accessed.

		7	6	5	4	3	2	1	0
WAITC0	bit Symbol				B0BUS	B0W1	B0W0	: B0C1	: B0C0
(0068H)	Read/Write						W		1
	After reset				0	0 :	0	: 0	: 0
Prohibit read-	Function				0:16bit	00: 2W	AIT	00: 7F00I	1 to 7FFFH
modify-					Bus	01: 1W	AIT	01: From	400000H
write.					1:8bit	10: 1W	AIT + n	10: From	H000008
wirec.					Bus	11: 0W	ΤiΑ	11: From	С00000Н
WAITC1	bit Symbol				B1BUS	B1W1	B1W0	B1C1	B1C0
	Read/Write						W		
(0069H)	After reset			:	0	0	0	0	. 0
Prohibit read-	Function				0:16bit	00: 2W	AIT	00:880H	to 7FFFH
modify-					Bus	01: 1W	AIT	01: From	400000H
write.					1:8bit	10: 1W	AIT + n	10: From	H000008
wirec.					Bus	11: 0W	AIT	11: From	C00000H
WAITC2	bit Symbol				B2BUS	B2W1	B2W0	: B2C1	B2C0
(006AH)	Read/Write						W		
Prohibit	After reset				0	0	0	: 1	1
read-	Function				0:16bit	00: 2W	AIT	00: From	H0008
modify-					Bus	01: 1W	AIT	01: From	400000H
write.					1:8bit	10: 1W	AIT + n	10: From	800000H
					Bus	11: 0W	AIT	11: From	C00000H

Table 3.6 (1) Bus-width/wait control register

Table 3.6 (1) Dynamic bus sizing

Operand data	Operand start	Memory data	CPU address	CPU	data
size	address	size	Cr o address	D15 to D8	D7 to D0
8 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(even number)	16 bits	2n + 0	xxxxx	b7 to b0
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd number)	16 bits	2n + 1	b7 to b0	xxxxx
16 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(even number)		2n + 1	xxxxx	b15 to b8
		16 bits	2n + 0	b15 to b8	b7 to b0
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd number)		2n + 2	xxxxx	b15 to b8
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	xxxxx	b15 to b8
32 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(even number)		2n + 1	xxxxx	b15 to b8
			2n + 2	xxxxx	b23 to b16
			2n + 3	xxxxx	b31 to b24
		16 bits	2n + 0	b15 to b8	b7 to b0
			2n + 2	b31 to b24	b23 to b16
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd number)		2n + 2	xxxxx	b15 to b8
			2n + 3	xxxxx	b23 to b16
			2n + 4	xxxxx	b31 to b24
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	b23 to b16	b15 to b8
			2n + 4	xxxxx	b31 to b24


xxxxx : During a read, data input to the bus is ignored. At write, the bus is at high impedance and the write strobe signal remains non-active.

#### 3.6.4 Bus-width / Wait controll

An image of the actual Bus-width / Wait control is shown below. Out of the whole memory area, address areas that can be specified are divided into four parts. Addresses from 000000H to 3FFFFFH are divided differently: 7F00H to 7FFFH is specified for WAITC0; 880H to 7FFFH, for WAITC1; and 8000H to 3FFFFFH, for WAITC2. The reason is that a device other than ROM (ie, RAM or I/O) might be connected externally.

7F00 to 7FFFH (256 bytes) for WAITC0 are mapped mainly for possible expansions to external I/O. 880H to 7FFFH (approx. 31K bytes) for WAITC1 are mapped there mainly for possible extensions to external RAM.

8000H to 3FFFFFH (approx. 4M bytes) for WAITC2 are mapped mainly for possible extensions to external ROM. With the TMP93CS45, which does not have a built-in ROM, the program is externally read at address FF0000H in this setting (16-bit bus, 2-wait). With the TMP93CS44 which has a built-in ROM, addresses from FF0000H to FFFFFFH are used as the internal ROM area; WAITC2 is disabled in this area. After reset, the CPU reads the program from the built-in ROM in 16-bit bus, 0 wait mode.



Note 1: Access priority is highest for built-in I/O, then built-in memory, and lowest for the chip select / wait controller.

Note 2: External areas other than WAITC0 to 2 are accessed in 0 wait mode. In the TMP93CS45, when the AM8/16 pin is set to "L", the data bus width is fixed to 16-bit. When the AM8/16 pin is set to "H", it is fixed to 8-bit. In the TMP93CS44, the data bus width is always fixed to 16-bit. When using the chip select/wait controller, do not specify the same address area more than once. (However, when addresses 7F00H to 7FFFH for WAITC0 and 880H to 7FFFH for WAITC1 are specified, in other words, specifications overlap, only the WAITC0 setting is active.)

# 3.6.5 Example of Usage

# (1) Example of Usage -1

Figure 3.6 (2) is an example in which an external memory is connected to the TMP93CS45. In this example, a ROM is connected using 16 bit Bus; a RAM is connected using 8 bit Bus.




Figure 3.6 (2) Example of external Memory Connection (ROM = 16 bits, RAM & I/O = 8 bits)

```
WAITCO
         EQU
                     68H
                     69H
WAITC1
         EQU
WAITC2
         EQU
                     6AH
LD
         (WAITCO), XXX10000B
                                  ; WAITC0 = 8 bit, 2WAIT, 7F00H to 7FFFH
LD
         (WAITC1), XXX11100B
                                  ; WAITC1 = 8 bit, 0WAIT, 880H to 7EFFH
                                  ; WAITC2 = 16 bit, 1WAIT, C00000H to FFFFFFH
LD
         (WAITC2), XXX00111B
  (Note) X: Don't care
```

93CS44-79

# (2) Example of Usage-2

Figure 3.6 (3) is an example in which an external memory is connected to the TMP93CS45. In this example, a ROM, RAM, and I/O are connected using 8 bit bus.




Figure 3.6 (3) Example of External Memory Connection (ROM & RAM & I/O = 8 bit)

WAITC0	EQU	68H	
WAITC1	EQU	69H	
WAITC2	EQU	6AH	
LD	(WAITCO),	XXX10000B	; WAITC0 = 8 bit, 2WAIT, 7F00H to 7FFFH
LD	(WAITC1),	XXX11100B	; WAITC1 = 8 bit, 0WAIT, 880H to 7EFFH
LD	(WAITC2),	XXX10111B	; WAITC2 = 8 bit, 1WAIT, C00000H to FFFFFH

(Note)X:Don't care

# (3) Example of Usage-3

Figure 3.6.(4) is an example in which an external memory is connected to the TMP93CS44. In this example, ROM 128K byte is connected using 16 bit bus, and RAM 256K byte using 16 bit bus.




Figure 3.6 (4) Example of External Memory Connection (ROM & RAM = 16 bits)

The TMP93CS44 has built-in ROM and RAM. When ROM and RAM have insufficient capacity, it is possible to connect an external memory as the example of the external memory connection. In this example, the memory configuration is as follows.

Memory		Memory size	Address	Data bus		
ROM	Internal	64K Byte	FF0000H to FFFFFFH	16 bit		
	External	128K Byte	400000H to 41FFFFH	16 bit		
SRAM	Internal	2K Byte	000080H to 00087FH	16 bit		
	External	256K Byte	800000H to 83FFFFH	16 bit		

## 3.7 8-bit Timers

TMP93CS44 / S45 contains four 8-bit timers (timers 0, 1, 2, 3), each of which can be operated independently. The cascade connection allows these timers to be used as 16-bit timer. The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (4 timers)
- 16-bit interval timer mode (2 timer)
- 8-bit programmable square wave pulse generation (PPG: variable duty with variable cycle) output mode (1 timer)
- 8-bit pulse width modulation (PWM: variable duty with constant cycle) output mode (1 timer)

Figure 3.7 (1) shows the block diagram of 8-bit timer (timer 0, 1), and Figure 3.7 (2) shows the block diagram of 8-bit timer (timer 2, 3).

Each interval timer consists of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Besides, timer flip-flops (TFF1, TFF3), are provided for pair of timer 0/1 and 2/3.

Among the input clock sources for the interval timers, the internal clocks of  $\phi$ T1,  $\phi$ T4,  $\phi$ T16, and  $\phi$ T256 are obtained from the 9-bit prescaler shown in Figure 3.7 (3).

The operation modes and timer flip-flops of the 8-bit timer are controlled by five control registers T10MOD, T32MOD, TFFCR, TRUN and TRDC.




Figure 3.7 (1) Block Diagram of 8-bit Timers (Timers 0 and 1)




Figure 3.7 (2) Block Diagram of 8-bit Timers (Timers 2 and 3)

## ① Prescaler

There are 9-bit prescaler and prescaler clock selection registers to generate input clock for 8-bit Timer 0, 1, 2, 3, 16-bit Timer 4, 5 and Serial Interface 0, 1.

Figure 3.7 (3) shows the block diagram. Table 3.7 (1) shows prescaler clock resolution into 8, 16-bit Timer.




Figure 3.7 (3) The Block Diagram of Prescaler

Table 3.7 (1) Prescaler Clock Resolution to 8, 16 bit Timer

at fc = 20 MHz, fs = 32.768 kHz Select system Select prescaler **Prescaler Clock Resolution** Gear value clock clock <GEAR2 to 0> φ**T256** <SYSCK> <PRCK1, 0> φT16 φ**T**1 φT4 fs/25 (977  $\mu$ s) fs/27 (4 ms) 1 (fs) XXX fs/23 (244  $\mu$ s) fs/211 (62.5 ms) fc/23 (0.4  $\mu$ s) fc/27 (6.4  $\mu$ s) 000 (fc) fc/25 (1.6  $\mu$ s) fc/<sub>211</sub> (102.4 μs) 00 001 (fc/2) fc/24 (0.8  $\mu$ s) fc/26 (3.2  $\mu$ s) fc/28 (12.8  $\mu$ s) fc/212 (204.8 μs) (f<sub>FPH</sub>) 0 (fc) 010 (fc/4) fc/25 (1.6  $\mu$ s) fc/27 (6.4  $\mu$ s) fc/29 (25.6 μs) fc/213 (409.6 μs) 011 (fc/g)  $fc/_{26}$  (3.2  $\mu$ s) fc/<sub>28</sub> (12.8 μs) fc/<sub>210</sub>(51.2 μs) fc/<sub>214</sub>(819.2 μs) 100 (fc/16) fc/27 (6.4  $\mu$ s) fc/<sub>2</sub>9 (25.6 μs) fc/211(102.4 µs) fc/<sub>215</sub> (1.6384 ms) 01 fs/<sub>2</sub>3 (244 µs)  $fs/_{25}$  (977  $\mu$ s) fs/27 (3.9 ms) XXX XXX fs/211 (62.5 ms) (low frequency clock) 10 (note) XXX XXX fc/27 (6.4  $\mu$ s) fc/29 (25.6  $\mu$ s)  $fc/211(102.8 \mu s)$ fc/215 (1.6384 ms) (fc/16 clock) XXX: don't care 16 bit Timer (Note) The fc/16 clock as a prescaler clock can not be 8 bit Timer

93CS44-85

used when the fs is used as a system clock.

The clock selected among  $f_{FPH}$  clock, fc / 16 clock, and fs clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0<PRCK1, 0>.

Resetting sets < PRCK1, 0 > to "00", therefore f<sub>FPH</sub> / 4 clock is input.

The 8 bit Timer selects between 4 clock inputs:  $\phi$ T1,  $\phi$ T4,  $\phi$ T16, and  $\phi$ T256 among the prescaler output. This prescaler can be run or stopped by the timer control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when <PRRUN> is set to "0".

When the IDLE1 mode (operates only oscillator) is used, set TRUN<PRRUN> to '0' to stop this prescaler before "HALT" instruction is executed.

#### 2 Up-counter

This is an 8-bit binary counter which counts up by the input clock pulse specified by T10MOD and T32MOD.

The input clock of timer 0, 2 is selected from the external clock from TI0 (only timer 0) pin and the three internal clocks  $\phi$ T1,  $\phi$ T4, and  $\phi$ T16, according to the set value of T10MOD / T32MOD registers.

The input clock of timer 1 and 3 differs depending on the operation mode. When set to 16-bit timer mode, the overflow outputs of timer 0 and 2 are used as the input clock. When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks  $\phi$ T1,  $\phi$ T16, and  $\phi$ T256 as well as the comparator output (match detection signal) of timer 0, 2 according to the set value of T10MOD and T32MOD registers.

Example: When T10MOD < T10M1,0 > = 01, the overflow output of timer 0 becomes the input clock of timer 1 (16-bit timer mode).

When T10MOD<T10M1,0>=00 and T10MOD<T1CLK1,0>=01,  $\phi$ T1 becomes the input of timer 1 (8 bit timer mode).

Operation mode is also set by T10MOD and T32MOD registers. When reset, it is initialized to T10MOD<T10M1, 0>=00 and T32MOD<T32M1, 0>=00 whereby the up-counter is placed in the 8-bit timer mode.

The counting and stop & clear of up-counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up-counters will be cleared to stop the timers.

## 3 Timer register

This is an 8-bit register for setting an interval time. When the set value of timer registers TREGO, TREG1, TREG2, TREG3, matches the value of up-counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up-counter overflows.

Timer registers TREG2 are double buffer structure, each of which makes a pair with register buffer.

The timer flip-flop controll register TRDC<TR2DE> bits control whether the double buffer structure in the TREG2 should be enabled or disabled. They are disabled when <TR2DE> =0 and enabled when they are set to 1.

In the condition of double buffer enable state, the data is transferred from the register buffer to the timer register when the  $2^n-1$  overflow occurs in PWM mode, or at the PPG cycle in PPG mode. Therefore, during timer mode, the double buffer can not be used.

When reset, it will be initialized to  $\langle TR2DE \rangle = 0$  to disable the double buffer. To use the double buffer, write data in the timer register, set  $\langle TR2DE \rangle$  to 1, and write the following data in the register buffer




Figure 3.7 (4) Configuration of Timer Register 2

Note: Timer register and the register buffer are allocated to the same memory address. When  $\langle TR2DE \rangle = 0$ , the same value is written in the register buffer as well as the timer register, while when  $\langle TR2DE \rangle = 1$  only the register buffer is written.

The memory address of each timer register is as follows.

TREG0: 000022H TREG2: 000026H TREG1: 000023H TREG3: 000027H

All the registers are write-only and cannot be read.

## 4 Comparator

A comparator compares the value in the up-counter with the values to which the timer register is set. When they match, the up-counter is cleared to zero and an interrupt signal (INTT0, INTT1, INTT2, INTT3) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

5 Timer flip-flop (timer F/F: TFF1, TFF3)

The timer flip-flop (TFF1, TFF3) is a flip-flop inverted by the match detect signal (8-bit comparator output) of each interval timer.

Inverting is disabled or enabled by the timer flip-flop control register TFFCR<TFF3IE, TFF1IE>. After reset operation, the value of TFF1, TFF3 is undefined. Writing "01" or "10" to TFFCR<TFF3C1-0, TFF1C1-0>sets "0" or "1" to TFF1, TFF3. Additionally, writing "00" to this bit inverts the value of TFF1, TFF3. (software inversion)

The signal of TFF3 is output through the TO3 pin (also used as P41). When using as the timer output, the timer flip-flop should be set by port 4 function register P4FC beforehand. The output pin of TFF1 does not exist.

**TOSHIBA** 




Figure 3.7 (5) Timer Operation Control Register / System Clock Control Register





Figure 3.7 (6) Timer Mode control Register (T10MOD)

7 6 5 4 3 2 1 0 T32MOD bit Symbol T32M1 T32M0 PWM21 PWM20 T3CLK1 T3CLK0 T2CLK1 T2CLK0 (0028H)Read/Write R/W After reset 0 0 0 0 0 0 0 0 PWM cycle Source clock of timer2 Operation mode Source clock of timer3 00: -00: TO2TRG 00: -00:8 bit Timer **Function**  $01:2^{6}-1$ 01: <sub>∲</sub>T1 01: 16 bit Timer 01: ¢T1 10: 8 bit PPG 10: 2<sup>7</sup>-1 10: øT16 10: øT4 11: 28-1 11: 8 bit PWM 11: φT256 11: φT16 Input clock of timer 2 00 Don't set  $|\phi T1$ 01 (Prescaler) (Prescaler) 10 | *ϕ* T4 11 | *ϕ* T16 (Prescaler) Input clock of timer 3 T32MOD T32MOD <T32M1,0>≠01 < T32M1,0 > = 0100 Comparator output Overflow output of of timer 2 timer 2 01 Internal clock øT1 10 Internal clock øT16 (16-bit timer mode) 11 Internal clock ¢T256 Select PWM cycle 00 01  $|(2^{6}-1) \times |$  Input clock frequency of timer 2 10  $(2^7-1) \times \text{Input clock frequency of timer 2}$ 11  $(2^{8}-1) \times \text{Input clock frequency of timer 2}$ Set the operation mode of timer 2 and 3. 00 Two 8-bit timers (timer 0 and timer 1) 01 16-bit timer 10 8-bit PPG output 11 8-bit PWM output (timer 2)

Figure 3.7 (7) Timer Mode control Register (T32MOD)

+8-bit timer (timer 3)



Note: TFFCR < TFF3C1 to 0, TFF1C1 to 0 > is always read as "1".

Figure 3.7 (8) Timer Flip-flop Control Register (TFFCR)




Figure 3.7 (9) Timer Register Double Buffer Control Register (TRDC)

## (1) 8-bit timer mode

Four interval timers 0, 1, 2, 3, can be used independently as 8-bit interval timer.

① Generating interrupts in a fixed cycle (in case of Timer 1)

LSB

To generate timer 1 interrupt at constant intervals using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and a cycle to T10MOD and TREG1 register, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example: To generate timer 1 interrupt every 1 seconds at fs=32 kHz, set each register in the following manner.

```
    Clock Condition
    system clock : low frequency (fs)
    prescaler clock : low frequency (fs)
```

```
      76543210

      TRUN
      \leftarrow - X - - - - 0 - 0
      Stop timer 1, and clear it to "0".

      T10M0D
      \leftarrow 00XXX10 - 0
      Set the 8-bit timer mode, and select \phiT16 (4 ms at fs = 32 kHz) as the input clock.

      TREG1
      \leftarrow 111110 + 11010
      Set the timer register 1s \div \phiT16 = 250 = FAH

      INTET10
      \leftarrow 11010 + 11000
      Enable INTT1, and set it to "Level 5".

      TRUN
      \leftarrow 110000
      Start timer 1 counting.
```

Note: X: don't care -; no change

MSB

Use the table 3.7 (1) for selecting the input clock.

Note: The input clock of timer 0 and timer 1 are different from as follows.

Timer 0 : TI0 input,  $\phi$ T1,  $\phi$ T4,  $\phi$ T16

Timer 1: Match Output of Timer 0,  $\phi$ T1,  $\phi$ T16,  $\phi$ T256

# 2 Generating a 50% duty square wave pulse

The timer flip-flop is included in timer 1 and 3.

Ж

The timer flip-flop (TFF3) is inverted at constant intervals, and its status is output to timer output pin (TO3). The output pin of TFF1 does not exist.

Example: To output a 2.4  $\mu$ s square wave pulse from TO3 pin at fc=20 MHz, set each register in the following procedures. Either timer 2 or timer 3 may be used, but this example uses timer 3.

**Clock Condition** 

```
system clock
                                                                    High Frequency (fc)
                                            clock gear
                                                                    1 (fc)
                                            prescaler clock
                                                                    fFPH
          7 6 5 4 3 2 1 0
TRUN \leftarrow - X - - 0 - - -
                                      Stop timer 3, and clear it to "0".
T32MOD← 0 0 X X 0 1 - -
                                      Set the 8-bit timer mode, and select \phiT1 (0.4 \mus at fc = 20 MHz) as
                                      the input clock.
TREG1 \leftarrow 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1
                                      Set the timer register at 2.4 \mus ÷ \phiT1 ÷ 2 = 3.
TFFCR ← 1 0 1 1 - - - -
                                      Set TFF3 to "0", and set to invert by the match detect signal from
                                      timer 3.
                                      Select P41 as TO3 pin.
P4FC \leftarrow - X X - X X 1 X
TRUN \leftarrow 1 X - - 1 - -
                                      Start timer 3 counting.
Note: X; don't care -; no change
```




Figure 3.7 (10) Square Wave (50% Duty) Output Timing Chart

3 Making timer 1 count up by match signal from timer 0 comparator (Same function is achieved by using timer 3 and timer 2)

Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.




Figure 3.7 (11) Timer 1 count up by timer 0

#### (2) 16-bit timer mode

A 16-bit interval timer is configured by using the pair of timer 0 and timer 1 or timer 2 and timer 3. To make a 16-bit interval timer by cascade connecting timer 0 and timer 1, set timer 0/1 mode register T10MOD < T10M1, 0 > to "01".

When set in 16-bit timer mode, the overflow output of timer 0 will become the input clock of timer 1 and 3, regardless of the set value of T10MOD<T1CLK1,0>and T32MOD<T3CLK1, 0>. Table 3.7 (1) shows the relation between the cycle of timer (interrupt) and the selection of input clock.

The lower 8 bits of the timer (interrupt) cycle are set by the timer register TREG0 or TREG2, and the upper 8 bits are set by TREG1 or TREG3. Note that TREG0 and TREG2 always must be set first. (Writing data into TREG0 and TREG2 disables the comparator temporarily, and the comparator is restarted by writing data into TREG1 and TREG3.)

Setting example : To generate an interrupt INTT3 every 0.4 seconds at fc=20 MHz, set the following values for timer registers TREG2 and TREG3.

Clock Condition

system clock : High Frequency (fc)

clock gear : 1 (fc) prescaler clock :  $f_{FPH}$ 

When counting with input clock of  $\phi$ T16 (6.4  $\mu$ s at 20 MHz)

 $0.4 \text{ s} \div 6.4 \mu \text{s} = 62500 = \text{F424H}$ 

Therefore, set TREG3 = F4H and TREG2 = 24H, respectively.

The comparator match signal is output from timer 2 each time the up-counter UC2 matches TREG2, where the up-counter UC2 is not be cleared.

With the timer 3 comparator, the match detect signal is output at each comparator timing when upcounter UC3 and TREG3 values match. When the match detect signal is output simultaneously from both comparators of timer 2 and timer 3, the up-counters UC2 and UC3 are cleared to "0", and the interrupt INTT3 is generated. If inversion is enabled, the value of the timer flip-flop TFF3 is inverted.

Example: When TREG3 = 04H and TREG2 = 80H




Figure 3.7 (12) Timer output by 16-bit timer mode

## (3) 8-bit PPG (Programmable Pulse Generation) Output mode

Square wave pulse can be generated at any frequency and duty by timer 2. The output pulse may be either low-active or high-active. In this mode, timer 3 cannot be used.


Timer 2 outputs pulse to TO3 pin (also used as P41).

In this mode, a programmable square wave is generated by inverting timer output each time the 8-bit up-counter (UC2) matches the timer registers TREG2 and TREG3.

However, it is required that the set value of TREG2 is smaller than that of TREG3.

Though the up-counter (UC3) of timer 3 is not used in this mode, UC3 should be set for counting by setting TRUN < T3RUN > to 1.

Figure 3.7 (14) shows the block diagram for this mode.






Figure 3.7 (13) 8 bit PPG output waveforms




Figure 3.7 (14) Block Diagram of 8-Bit PPG Output Mode

When the double buffer of TREG2 is enabled in this mode, the value of register buffer will be shifted in TREG2 each time TREG3 matches UC2.

Use of the double buffer makes easy the handling of low duty waves (when duty is varied).





Figure 3.7 (15) Operation of Register buffer

Example: Generating 1/4 duty 62.5 kHz pulse (at fc = 20 MHz)



• Calculate the value to be set for timer register.

To obtain the frequency 62.5 kHz, the pulse cycle t should be : t = 1/62.5 kHz = 16  $\mu$ s.

Given 
$$\phi T1 = 0.4 \mu s$$
 (at 20 MHz),

$$16 \mu s \div 0.4 \mu s = 40$$

Consequently, to set the timer register 3 (TREG3) to TREG3 = 40 = 28H

and then duty to 
$$1/4$$
,  $t \times 1/4 = 16 \mu s \times 1/4 = 4 \mu s$ 

$$4 \mu s \div 0.4 \mu s = 10$$

Therefore, set timer register 2 (TREG2) to TREG2 = 10 = 0AH.

```
7 6 5 4 3 2 1 0
TRUN \leftarrow - X - - 0 0 - -
                                    Stop timer 2, 3 and clear it to "0".
T32MOD← 1 0 X X X X 0 1
                                    Set the 8-bit PPG mode, and select \phiT1 as input clock.
TREG2 \leftarrow 0 0 0 0 1 0 1 0
                                    Write "OAH".
                                    Write "28H".
TREG3 \leftarrow 0 0 1 0 1 0 0 0
TFFCR ← 0 1 1 X - - -
                                    Sets TFF3 and enable the inversion and double buffer
                                    enable.
                                   ➤ Writing "10" provides negative logic pulse.
P4CR ← - - - - 1 -
                                    Set P41 as the TO3 pin.
P4FC \leftarrow - X X - X X 1 X
TRUN \leftarrow 1 X - - 1 1 - -
                                    Start timer 2 and timer 3 counting.
```

Note: X; Don't care -; no change

# (4) 8-bit PWM Output mode

This mode is valid only for timer 2. In this mode, maximum 8-bit resolution of PWM pulse can be output.

PWM pulse is output to TO3 pin (also used as P41) when using timer 2. Timer 3 can also be used as 8-bit timer.

Timer output is inverted when up-counter (UC2) matches the set value of timer register TREG2 or when  $2^n-1$  (n=6, 7, or 8; specified by T32MOD<PWM21 to 20>) counter overflow occurs. Up-counter UC0 is cleared when  $2^n-1$  counter overflow occurs.

To use this PWM mode, the following conditions must be satisfied.

(Set value of timer register) < (Set value of  $2^n-1$  counter overflow) (Set value of timer register)  $\neq 0$ 




Figure 3.7 (16) 8-bit PWM waveforms

Figure 3.7 (17) shows the block diagram of this mode.




Figure 3.7 (17) Block Diagram of 8-Bit PWM Mode

In this mode, the value of register buffer will be shifted in TREG2 if  $2^n - 1$  overflow is detected when the double buffer of TREG2 is enabled.

Use of the double buffer makes easy the handling of small duty waves.





Figure 3.7 (18) Operation of Register buffer

Example: To output the following PWM waves to TO3 pin at fc = 20 MHz.



**\*** Clock Condition

system clock : High Frequency (fc) clock gear : 1 (fc)

prescaler clock : f<sub>FPH</sub>

To realize 50.8  $\mu$ s of PWM cycle by  $\phi$ T1 = 0.4  $\mu$ s (at fc = 20 MHz),

$$50.8 \,\mu\text{s} \div 0.4 \,\mu\text{s} = 127 = 2\text{n} - 1$$

Consequently, n should be set to 7.

As the period of low level is 28.8  $\mu s,$  for  $\phi T1$  = 0.4  $\mu s,$ 

set the following value for TREG2.

Note: X; Don't care -; no change

$$28.8 \ \mu s \div 0.4 \ \mu s = 72 = 48H$$

Table 3.7 (2) PWM Cycle

at fc = 20 MHz, fs = 32.768 kHz

select prescaler clock <prck1, 0=""></prck1,>	select system clock <sysck></sysck>	Gear value < GEAR2 to 0>	PWM Cycle								
			2 <sup>6</sup> - 1		2 <sup>7</sup> - 1			2 <sup>8</sup> - 1			
			øT1	ø <b>T</b> 4	øT16	ø T1	φ <b>Τ</b> 4	¢T16	øT1	ø <b>T</b> 4	øT16
00 (f <sub>FPH</sub> )	1 (fs)	XXX	15.4 ms	61.5 ms	246 ms	31.0 ms	124 ms	496 ms	62.3 ms	249 ms	996 ms
	0 (fc)	000 (fc)	25.2 μs	100.8 μs	403.2 μs	50.8 μs	203.2 μs	812.8 μs	102.0 μs	408.0 μs	1.63 ms
		001 (fc/2)	50.4 μs	201.6 μs	806.4 μs	101.6 μs	406.4 μs	1.63 ms	204.0 μs	816.0 μs	3.26 ms
		010 (fc/4)	100.8 μs	403.2 μs	1.61 ms	203.2 μs	812.8 μs	3.26 ms	408.0 μs	1.63 ms	6.53 ms
		011 ( <sup>fc</sup> /8)	201.6 μs	806.4 μs	3.23 ms	406.4 μs	1.63 ms	6.52 ms	816.0 μs	3.26 ms	13.06 ms
		100 ( <sup>fc</sup> / <sub>16</sub> )	403.2 μs	1.61 ms	6.45 ms	812.8 μs	3.25 ms	13.04 ms	1.63 ms	6.53 ms	26.11ms
01 (low frequency clock)	xxx	xxx	15.4 ms	61.5 ms	246 ms	31.0 ms	124 ms	496 ms	62.3 ms	249 ms	996 ms
10 ( <sup>fc</sup> /16 clock)	xxx	xxx	403.2 μs	1.61 ms	6.45 ms	812.8 μs	3.25 ms	13.04 ms	1.63 ms	6.53 ms	26.11ms

XXX : don't care

# (5) Timer Mode Setting Registers

Table 3.7 (3) shows the list of 8-bit timer modes.

Table 3.7 (3) Timer Mode Setting Registers

Register name		TFFCR				
Name of function in register	T10M/T32M PWM2		T1CLK/T3LK	T0CLK/T2CLK	TFF1IS / TFF3IS	
Function	Timer mode	PWM cycle	Upper timer input clock	Lower timer input clock	Timer F/F invert signal select	
16-bit timer mode	01	* -	-	External clock (only Timer 0), $\phi$ T1, $\phi$ T4, $\phi$ T16 (00, 01, 10, 11)	-	
8-bit timer × 2 channels	00	*	Lower timer match, φT1, 16, 256 (00, 01, 10, 11)	External clock (only Timer 0), $\phi$ T1, $\phi$ T4, $\phi$ T16 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output	
8-bit PPG × 1channel	* 10	* -	* -	* External clock (only Timer 0),	* -	
8-bit PWM × 1channel	* 11	* 26-1, 2 <sup>7</sup> -1, 2 <sup>8</sup> -1 (01, 10, 11)	* -	* External clock (only Timer 0), \$\phi T1, \$\phi T4, \$\phi T16\$ (00, 01, 10, 11)	* -	
8-bit timer × 1channel	11	-	φT1, φT16, φT256 (01, 10, 11)	-	Output disabled	

Note :- ; Don't care \*; Don't set in T10MOD

## 3.8 16-bit Timers / Event Counters

The TMP93CS44 / TMP93CS45 contains two (timer 4 and timer 5) multifunctional 16-bit timer / event counter with the following operation modes.

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode Can be used following operation modes by capture function.
- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Timer / event counter consists of 16-bit up-counter, two 16-bit timer registers, two 16-bit capture registers (One of them applies double-buffer), two comparators, capture input controller, and timer flip-flop and the control circuit.

Timer / event counter is controlled by 4 control registers: T4MOD/T5MOD, T4FFCR / T5FFCR, TRUN and T45CR.

Figure 3.8 (1), (2) shows the block diagram of 16-bit timer / event counter (timer 4 and timer 5).

Timer 4 and 5 can be used independently.

All timers operate in the same manner, and thus only the operation of Timer 4 will be explained below.




Figure 3.8 (1) Block Diagram of 16-Bit Timer (Timer 4)




Figure 3.8 (2) Block Diagram of 16-Bit Timer (Timer 5)





Figure 3.8 (3) 16-Bit Timer Controller Register (T4MOD)



CAP2T4: Invert when the up-counter value is loaded to CAP2 CAP1T4: Invert when the up-counter value is loaded to CAP1

EQ5T4 : Invert when up-counter matches TREG5 EQ4T4 : Invert when up-counter matches TREG4

Figure 3.8 (4) 16-Bit Timer 4 F/F Control (T4FFCR)






Figure 3.8 (5) 16-bit Timer Control Register (T5MOD)



CAP4T6: Invert when the up-counter value is loaded to CAP4 CAP3T6: Invert when the up-counter value is loaded to CAP3

EQ7T6 : Invert when up-counter matches TREG7 EQ6T6 : Invert when up-counter matches TREG6

Figure 3.8 (6) 16-Bit Timer5 F/F Control (T5FFCR)



Note 1: In case of unused 7 state binary counter as a warming-up timer, the stable clock must be input from external circuit.

Note 2: Bit 6 to 2 of T45CR Is read as "1".

Figure 3.8 (7) 16-bit Timer Trigger Control Register (T45CR)

**TOSHIBA** 




Figure 3.8 (8) Timer Operation Control Register / System Clock Control Register

## ① Prescaler

There are 9-bit prescaler and prescaler clock selection registers to generate input clock for 8-bit Timer 0, 1, 2, 3, 16-bit Timer 4, 5 and serial Interface 0, 1.

Figure 3.8 (9) shows the block diagram. Table 3.8 (1) shows prescaler clock resolution into 8, 16-bit Timer.




Figure 3.8 (9) The Block Diagram of Prescaler

Table 3.8 (1) Prescaler Clock Resalation to 8, 16 bit Timer

at fc = 20 MHz, fs = 32.768 kHz Select system Select prescaler **Prescaler Clock Resolution** Gear value clock clock <GEAR2 to 0> φ**T256** <SYSCK> <PRCK1, 0> φ**T**1 φT4 φT16 fs/25 (977  $\mu$ s) fs/27 (3.9 ms) fs/<sub>211</sub> (62.5 ms) 1 (fs) XXX fs/23 (244  $\mu$ s) fc/23 (0.4  $\mu$ s) fc/27 (6.4  $\mu$ s) 000 (fc) fc/25 (1.6  $\mu$ s) fc/<sub>211</sub> (102.4 μs) 00 001 (fc/2) fc/24 (0.8  $\mu$ s) fc/26 (3.2  $\mu$ s) fc/28 (12.8  $\mu$ s) fc/212 (204.8 μs) (f<sub>FPH</sub>) 0 (fc) 010 (fc/4) fc/25 (1.6  $\mu$ s) fc/27 (6.4  $\mu$ s) fc/29 (25.6 μs) fc/213 (409.6 μs) 011 (fc/g)  $fc/_{26}$  (3.2  $\mu$ s) fc/<sub>28</sub> (12.8 μs)  $fc/210(51.2 \mu s)$ fc/<sub>214</sub>(819.2 μs) 100 (fc/16) fc/<sub>2</sub>7 (6.4 μs) fc/<sub>2</sub>9 (25.6 μs)  $fc/211(102.4 \mu s)$ fc/<sub>215</sub> (1.6384 ms) 01 fs/<sub>2</sub>3 (244 μs)  $fs/_{25}$  (977  $\mu$ s) fs/27 (3.9 ms) XXX XXX fs/211 (62.5 ms) (low frequency clock) 10 (note) XXX XXX fc/27 (6.4  $\mu$ s) fc/29 (25.6  $\mu$ s)  $fc/211(102.4 \mu s)$ fc/215 (1.6384 ms) (fc/16 clock) XXX : don't care 16 bit Timer (Note) The fc/16 clock as a prescaler clock can not be 8 bit Timer

93CS44-112

used when the fs is used as a system clock.

The clock selected among  $f_{FPH}$  clock, fc / 16 clock, and fs clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0<PRCK1, 0>.

Resetting sets < PRCK1, 0 > to "00", therefore f<sub>FPH</sub> / 4 clock is input.

The 16 bit Timer 4, 5 selects between 3 clock inputs:  $\phi$ T1,  $\phi$ T4, and  $\phi$ T16 among the prescaler outputs. This prescaler can be run or stopped by the timer operation control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to '1', while the prescaler is cleared to zero and stops operation when <PRRUN> is set to '0'.

When the IDLE1 mode (operates only oscillator) is used, set TRUN<PRRUN> to '0' to stop this prescaler before 'HALT' instruction is executed.

## 2 Up-counter

UC4 is a 16-bit binary counter which counts up according to the input clock specified by T4MOD<T4CLK1,0> register.

As the input clock, one of the internal clocks  $\phi$ T1,  $\phi$ T4, and  $\phi$ T16 from 9-bit prescaler (also used for 8-bit timer), and external clock from TI4 pin (also used as P42 / INT4 pin) can be selected. When reset, it will be initialized to <T4CLK1,0> =00 to select TI4 input mode. Counting or stop & clear of the counter is controlled by timer operation control register TRUN <T4RUN>.

When clearing is enabled, up-counter UC4 will be cleared to zero each time it coincides matches the timer register TREG5. The "clear enable/disable" is set by T4MOD < CLE >.


If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTO4) is generated when UC4 overflow occurs.

#### 3 Timer Registers

These two 16-bit registers are used to set the interval time. When the value of up-counter UC4 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for timer register (TREG4 and TREG5) is executed using 2 byte date transfer instruction or using 1 byte date transfer instruction twice for lower 8 bits and upper 8 bits in order.



TREG4 to 7 are write-only registers, so they can not be read by software.

TREG4 timer register is of double buffer structure, which is paired with register buffer. The timer control register T45CR<DB4EN> controls whether the double buffer structure should be enabled or disabled. : disabled when <DB4EN>=0, while enabled when <DB4EN>=1.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up-counter (UC4) and timer register TREG5.

After reset, TREG4 and TREG5 are undefined. To use the 16-bit timer after reset, data should be written beforehand.


When reset, it will be initialized to <DB4EN>=0, whereby the double buffer is disabled. To use the double buffer, write data in the timer register, set <DB4EN>=1, and then write the following data in the register buffer.

TREG4 and register buffer are allocated to the same memory addresses 000030H / 000031H. When <DB4EN>=0, same value will be written in both the timer register and register buffer. When <DB4EN>=1, the value is written into only the register buffer.

## 4 Capture Register

These 16-bit registers are used to latch the values of the up-counter.

Data in the capture registers should be read by a 2-byte data load instruction or two 1-byte data load instruction, from the lower 8 bits followed by the upper 8 bits.



CAP 1 to 4 are read-only registers, so it cannot be written by software.

# **5** Capture Input Control

This circuit controls the timing to latch the value of up-counter UC4 into CAP1, CAP2. The latch timing of capture register is controlled by register T4MOD < CAP12M 1, 0 >.

• When T4MOD < CAP12M 1, 0> =00

Capture function is disabled. Disable is the default on reset.

• When T4MOD < CAP12M1, 0>=01

Data is loaded to CAP1 at the rise edge of TI4 pin (also used as P42/INT4) input, while data is loaded to CAP2 at the rise edge of TI5 pin (also used as P43 / INT5) input.

• When T4MOD < CAP12M1, 0> = 10

Data is loaded to CAP1 at the rise edge of TI4 pin input, while to CAP2 at the fall edge. Only in this setting, interrupt INT4 occurs at fall edge.

• When T4MOD < CAP12M1, 0>=11

Data is loaded to CAP1 at the rise edge of timer flip-flop TFF1, while to CAP2 at the fall edge.

Besides, the value of up-counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD < CAP1IN > the current value of up-counter will be loaded to capture register CAP1. It is necessary to keep the prescaler in RUN mode (TRUN < PRRUN > to be "1").

## 6 Comparator

These are 16-bit comparators which compare the up-counter UC4 value with the set value of (TREG4, TREG5) to detect the match. When a match is detected, the comparators generate an interrupt (INTTR4, INTTR5) respectively. The up-counter UC4 is cleared only when UC4 matches TREG5 (The clearing of up-counter UC4 can be disabled by setting T4MOD < CLE > = 0).

#### 7 Timer flip-flop (TFF4)

This flip-flop is inverted by the match detect signal from the comparators and the latch signals to the capture registers. Disable / enable of inversion can be set for each element by T4FFCR<CAP2T4, CAP1T4, EQ5T4, EQ4T4>. After reset, the value of TFF4 is undefined. TFF4 will be inverted when "00" is written in T4FFCR<TFF4C1,0>. Also it is set to "1" when "01" is written, and set to "0" when "10" is written. The value of TFF4 can be output to the timer output pin TO4 (also used as P44). Timer output should be specified by the function register of Port 4. (See Register for Port 4 in figure 3.5. (11).)

#### (1) 16-bit Timer Mode

Generating interrupts at fixed intervals

In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTTR5.

```
7 6 5 4 3 2 1 0
TRUN
         ← - X - 0 - - - -
                                     Stop timer 4.
INTET54 ← 1 1 0 0 1 0 0 0
                                     Enable INTTR5 and sets interrupt level 4. Disable
                                     INTTR4.
T4FFCR + X X 0 0 0 0 1 1
                                     Disable trigger.
T4MOD
         ← X X 1 0 0 1 * *
                                     Select internal clock for input and
                                     disable the capture function.
              (** = 01, 10, 11)
                                     Set the interval time (16 bits).
TREG5
                                     Start timer 4.
TRUN
```

Note: X; don't care -; no change

#### (2) 16-bit Event Counter Mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TI4 pin input) as the input clock. To read the value of the counter, first perform "software capture" once and read the captured value.

The counter counts at the rise edge of TI4 pin input.

TI4 pin can also be used as P42 / INT4.

Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

```
7 6 5 4 3 2 1 0
        ← - X - 0 - - - -
TRUN
                                Stop timer 4.
P4CR
        ← - - - - - 0 -
                                Set P42 to input mode
INTET54 ← 1 1 0 0 1 0 0 0
                                 Enable INTTR5 and sets interrupt level 4, while
                                disables INTTR4.
Disable trigger.
T4MOD
        ← X X 1 0 0 1 0 0
                                Select TI4 as the input clock.
        TREG5
                                Set the number of counts (16 bits).
TRUN
        ← 1 X - 1 - - - -
                                Start timer 4.
```

Note: X; don't care -; no change When used as an event counter, set the prescaler in RUN mode. (TRUN < PRRUN > = "1")

## (3) 16-bit Programmable Pulse Generation (PPG) Output Mode

Square wave pulse can be generated at any frequency and duty by timer 4. The output pulse may be either low-active or high-active.

The PPG mode is obtained by inversion of the timer flip-flop TFF4 that is to be enabled by the match of the up-counter UC4 with the timer register TREG4 or 5 and to be output to TO4 (also used as P44). In this mode, the following conditions must be satisfied.

(Set value of TREG4) < (Set value of TREG5)

```
7 6 5 4 3 2 1 0
T45CR
         ← 0 X X X X X - 0
                                     Double Buffer of TRG4 disable
TRUN
             X - 0 - -
                                     Stop timer 4.
TREG4
                                     Set the duty. (16-Bit)
TREG5
                                     Set the cycle. (16-Bit)
T45CR
                                     Double Buffer of TREG4 enable
         ← 0 X X X X X - 1
                                     (Change the duty and cycle at the interrupt INTTR5)
T4FFCR ← X X 0 0 1 1 0 0
                                     Set the mode to invert TFF4 at the match with
                                     TREG4 / TREG5, and also set the TFF4 to "0".
T4MOD
         ← X X 1 0 0 1 * *
                                     Select the internal clock for the input, and disable
              (** = 01, 10, 11)
                                     the capture function.
         ← - - - 1 - - - -
P4CR
                                     Assign P44 as TO4.
P4FC
         ← - X X 1 X X - X
         ← 1 X - 1 - - - -
TRUN
                                     Start timer 4.
```

Note: X; don't care -; no change




Figure 3.8 (10) Programmable Pulse Generation (PPG) Output Waveforms

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4 at match with TREG5. This feature makes easy the handling of low duty waves.




Figure 3.8 (11) Operation of Register Buffer

Shows the block diagram of this mode.




Figure 3.8 (12) Block Diagram of 16-Bit PPG Mode

(4) Application Examples of Capture Function

Used capture function, they can be applied in many ways, for example:

- ① One-shot pulse output from external trigger pulse
- 2 Frequency measurement
- 3 Pulse width measurement
- 4 Time difference measurement
- ① One-shot Pulse Output from External Trigger Pulse

Set to T4MOD < CAP12M1, 0 > = 01.

Set the up-counter UC4 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up-counter into capture register CAP1 at the rise edge of the TI4 pin.

When the interrupt INT4 is generated at the rise edge of TI4 input, set the CAP1 value (c) plus a delay time (d) to TREG4 (= c+d), and set the above set value (c+d) plus a one-shot pulse width (p) to TREG5 (= c+d+p). When the interrupt INT4 occurs the T4FFCR<EQ5T4, EQ4T4>register should be set "11" and that the TFF4 inversion is enabled only when the up-counter value matches TREG4 or TREG5. When interrupt INTTR5 occurs, this inversion will be disabled after one-shot pulse is output. The (c), (d) and (p) correspond to c, d and p in figure 3.8 (13).





Figure 3.8 (13) One-Shot Pulse Output (with Delay)

Setting example : To output 2 ms one-shot pulse with 3 ms delay to the external trigger pulse to TI4 pin

**\*** Clock Condition

system clock : High frequency (fc)

 $\begin{array}{ccc} \text{clock gear} & : & 1 \text{ (fc)} \\ \text{prescaler clock} & : & f_{\text{FPH}} \end{array}$ 



## Setting of INT4

TREG4 
$$\leftarrow$$
 CAP1+3ms/ $_{\phi}$ T1

TREG5  $\leftarrow$  TREG4+2ms/ $_{\phi}$ T1

T4FFCR  $\leftarrow$  X X - - 1 1 - -

Enable TFF4 inversion when the up-counter value matches TREG4 or 5.

INTFT54 $\leftarrow$  1 1 0 0 - - - - Enable INTTR5.

# Setting of INTTR5

Note: X; don't care -; no change

When delay time is unnecessary, invert timer flip-flop TFF4 when the up-counter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus the one-shot pulse width (p) to TREG5 when the interrupt INT4 occurs. The TFF4 inversion should be enabled when the up-counter (UC4) value matches TREG5, and disabled when generating the interrupt INTTR5.




Figure 3.8 (14) One-Shot Pulse Output (without Delay)

## 2 Frequency Measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TI4 pin, and its frequency is measured by the 8-bit timers (Timer 0 and Timer 1) and the 16-bit timer / event counter (Timer 4).

The TI4 pin input should be selected for the input clock of Timer 4. Set to T4MOD < CAP12M1, 0 > = 11. The value of the up-counter is loaded into the capture register CAP1 at the rise edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and Timer 1), and into CAP2 at its fall edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTT0 or INTT1) is generated by either 8-bit timer.




Figure 3.8 (15) Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 s and the difference between CAP1 and CAP2 is 100, the frequency will be  $100 \div 0.5$  [s] = 200[Hz].

#### 3 Pulse Width Measurement

This mode allows to measure the "H" level width of an external pulse. While keeping the 16-bit timer / event counter counting (free-running) with the internal clock input, the external pulse is input through the TI4 pin. Then the capture function is used to load the UC4 values into CAP1 and CAP2 at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TI4.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be  $100 \times 0.8 \,\mu s = 80 \,\mu s$ .

Additionally, the pulse width which is over the UC4 maximum count time specified by the clock source can be measured by changing software.




Figure 3.8 (16) Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD < CAP12M1, 0 > = 10), external interrupt INT4 occurs at the falling edge of TI4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

The width of "L" level can be measured by multiplying the difference between the first C2 and the second C1 at the second INT4 interrupt and the internal clock cycle together.

#### (4) Time Difference Measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer / event counter (Timer 4) counting (free-running) with the internal clock, and load the UC4 value into CAP1 at the rising edge of the input pulse to TI4. Then the interrupt INT4 is generated.

Similarly, the UC4 value is loaded into CAP2 at the rising edge of the input pulse to TI5, generating the interrupt INT5.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up-counter value into CAP1 and CAP2 has been done.

The time difference between these pulses can be obtained by multiplying the value subtracted CAP 1 from CAP 2 and the internal clock cycle together at which loading the up-counter value into CAP 1 and CAP 2 has been done.





Figure 3.8 (17) Time Difference Measurement

#### 3.9 Serial Channel

TMP93CS44 / TMP93CS45 contains 2 serial I/O channels for full duplex asynchronous transmission (UART) as well as for I/O extension.

The serial channel has the following operation modes.




In mode 1 and mode 2, a parity bit can be added. Mode 3 has wake-up function for making the master controller start slave controllers in serial link (multi-controller system).


Figure 3.9 (1) shows the data format (for one frame) in each mode.

Serial Channel 0 and 1 can be used independently.


Mode 0 (I/O interface mode)




Mode 1 (7-bit UART mode)



Mode 2 (8-bit UART mode)



Mode 3 (9-bit UART mode)



When bit 8 = 1, address (select code) is denoted. When bit 8 = 0, data is denoted.

Figure 3.9 (1) Data Formats

The serial channel has a buffer register for transmitting and receiving operations, in order to temporarily store transmitted or received data, so that transmitting and receiving operations can be done independently (full duplex).

However, in I/O interface mode, SCLK (serial clock) pin is used for both transmission and receiving, the channel becomes half-duplex.

The receiving data register is of a double buffer structure to prevent the occurrence of overrun error and provides one frame of margin before CPU reads the received data. The receiving data register stores the already received data while the buffer register receives the next frame data.

By using  $\overline{\text{CTS}}$  and  $\overline{\text{RTS}}$  (there is no  $\overline{\text{RTS}}$  pin, so any 1 port must be controlled by software), it is possible to halt data send until the CPU finishes reading receive data every time a frame is received. (Handshake function)

In the UART mode, a check function is added not to start the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings.

When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the receiving data register and the CPU is requested to read the data, INTTX or INTRX interrupt occurs. Besides, if an overrun error, parity error, or framing error occurs during receiving operation, flag SCOCR/SC1CR<OERR, PERR, FERR> will be set.

The serial channel 0/1 includes a special baud rate generator, which can set any baud rate by dividing the frequency of 4 clocks ( $\phi$ T0,  $\phi$ T2,  $\phi$ T8, and  $\phi$ T32) from the internal prescaler (shared by 8-bit / 16-bit timer) by the value 1 to 16. In addition, serial channel 0/1 can operated by using external input clock (SCLK).

In I/O interface mode, it is possible to input synchronous signals as well as to transmit or receive data by external clock.

## 3.9.1 Control Registers

The serial channel 0 is controlled by 3 control registers SC0CR, SC0MOD and BR0CR. Transmitted and received data are stored in register SC0BUF.

The serial channel 1 has same registers (SC1CR, SC1MOD, BR1CR and SC1BUF).






Figure 3.9 (2) Serial Mode Control Register (channel 0, SC0MOD)



Note 1: To use baud rate generator, set TRUN < PRRUN > to "1, putting the prescaler in RUN mode. Note 2: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.9 (3) Serial Control Register (channel0, SCOCR)



Note1: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Note2: "1 division" of baud rate generator can be used only UART mode. Do not set it in I/O interface mode.

Note3: Bit 6 of BR0CR is read as "1".

Note4: Don't read from or write to BR0CR register during sending or receiving.

Figure 3.9 (4) Serial Channel Control (channel 0, BROCR)

SC0BUF		7	6	5	4	3	2	1	0		
(0050H)	bit Symbol	RB07	RB06	RB05	RB04	RB03	RB02	RB01	RB00		
Prohibit read-modify-	bit symbol	TB07	TB06	TB05	TB04	TB03	TB02	TB01	TB00		
	Read/Write		R (Receiving) / W (Transmission)								
write	After reset		- Undefined								

Figure 3.9 (5) Serial Transmission / Receiving Buffer Registers (channel 0, SC0BUF)






Figure 3.9 (6) Serial Mode Control Register (Channel 1, SC1MOD)



- Note 1:To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.
- Note 2: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.9 (7) Serial Control Register (Channel 1, SC1CR)



Note1: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Note2: "1 division" of baud rate generator can be used only UART mode. Do not set it in I/O interface mode.

Note3: Bit 6 of BR1CR is read as "1".

Note4: Don't read from or write to BR1CR register during sending or receiving.

Figure 3.9 (8) Baud Rate Generator Control Register (channel 1, BR1CR)

SC1BUF		7	6	5	4	3	2	1	0		
(0054H)	bit Symbol	RB17	RB16	RB15	RB14	RB13	RB12	RB11	RB10		
Prohibit read-modify-	bic symbol	TB17	TB16	TB15	TB14	TB13	TB12	TB11	TB10		
	Read/Write		R (Receiving) / W (Transmission)								
write	After reset		Undefined								

Figure 3.9 (9) Serial Transmission / Receiving Buffer Registers (channel 1, SC1BUF)




Figure 3.9 (10) Port 6 Function Register (P6FC)




Figure 3.9 (11) Port 3 / Port 6 Open Drain Enable Register (ODE)

## 3.9.2 Configuration

Figure 3.9 (12) shows the block diagram of the serial channel 0.




Figure 3.9 (12) Block Diagram of the Serial Channel 0

Figure 3.9 (13) shows the block diagram of the serial channel 1.




Figure 3.9 (13) Block Diagram of the Serial Channel 1

# ① Prescaler

There are 9 bit prescaler and prescaler clock selection registers to generate input clock for 8 bit Timer0, 1, 2, 3, 16 bit Timer4, 5, and Serial Interface0, 1.

Figure 3.9 (14) shows the block diagram. Table 3.9 (1) shows prescaler clock resolution into the baud rate generator.




Figure 3.9 (14) The Block Diagram of Prescaler

Table 3.9 (1) Prescaler Clock Resolution to Baud Rate Generator

Select system	Select Prescaler	Gear value	Prescaler Output Clock Resolution				
clock <sysck> Clock <prck1, 0=""></prck1,></sysck>		<gear2 0="" to=""></gear2>	φ <b>T</b> 0	φ <b>T2</b>	φ <b>Τ8</b>	φ <b>T32</b>	
1 (fs)		XXX	fs/2 <sup>2</sup>	fs/ <sub>2</sub> 4	fs/26	fs/ <sub>28</sub>	
	000 (fc)	fc/2 <sup>2</sup>	fc/ <sub>24</sub>	fc/ <sub>26</sub>	fc/ <sub>28</sub>		
	00	001 ( <sup>fc</sup> / <sub>2</sub> )	fc/23	fc/25	fc/27	fc/29	
0 (fc) (f <sub>FPH</sub> )	(f <sub>FPH</sub> )	010 ( <sup>fc</sup> / <sub>4</sub> )	fc/ <sub>24</sub>	fc/ <sub>26</sub>	fc/ <sub>28</sub>	fc/ <sub>210</sub>	
		011 ( <sup>fc</sup> / <sub>8</sub> )	fc/ <sub>25</sub>	fc/ <sub>2</sub> 7	fc/29	fc/ <sub>211</sub>	
		100 ( <sup>fc</sup> / <sub>16</sub> )	fc/ <sub>26</sub>	fc/ <sub>28</sub>	fc/ <sub>210</sub>	fc/ <sub>212</sub>	
xxx	01 (low frequency clock)	xxx	_	fs/21	fs/ <sub>26</sub>	fs/ <sub>28</sub>	
xxx	10 ( <sup>fc</sup> / <sub>16</sub> clock)	XXX	_	fc/ <sub>28</sub>	fc/ <sub>210</sub>	fc/ <b>2</b> 12	

XXX : don't care - : can not use

(Note) The fc / 16 clock as a prescaler prescaler clock can not be used when the fs is used as a system clock.

The clock selected among  $f_{FPH}$  clock,  $f_{C}/16$  clock, and  $f_{S}$  clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0 < PRCK1, 0>.

Resetting sets < PRCK1, 0 > to "00" and selects the f<sub>FPH</sub> clock input divided by 4.

The Baud Rate Generator selects between 4 clock inputs :  $\phi$ T0,  $\phi$ T2,  $\phi$ T8, and  $\phi$ T32 among the prescaler outputs.

The prescaler can be run or stopped by the timer operation control register TRUN<PRRUN>. Counting starts when < PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when < PRRUN> is set to "0".

When the IDLE1 mode (operates only oscillator) is used, set TRUN <PRRUN> to '0' to reduce the power consumption of this prescaler before "HALT" instruction is executed.

#### 2 Baud Rate Generator

Baud rate generator comprises a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator,  $\phi$ T0,  $\phi$ T2,  $\phi$ T8, or  $\phi$ T32 is generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register BR0CR < BR0CK1, 0>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 1 to 16 values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

• UART mode

Baud rate = 
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divisor of baud rate generator}} \div 16$$

• I/O interface mode

Accordingly, when source clock fc is 12.288 MHz, input clock is  $\phi$ T2 (fc/16), and frequency divisor is 5, the transfer rate in UART mode becomes as follows:

$$\begin{array}{c} \times & \text{Clock Condition} \\ & \text{System clock} \quad : \quad \text{High Frequency (fc)} \\ & \text{clock gear} \quad : \quad 1 \text{ (fc)} \\ & \text{prescaler clock} \quad : \quad f_{FPH} \\ \\ \text{Baud rate} = \quad \frac{\text{fc/16}}{5} \quad \div 16 \\ \\ & = 12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)} \end{array}$$

The maximum baud rate of this baud rate generator is 307.2K bps.

Table 3.9 (2) shows an example of the transfer rate in UART mode.

Also with 8-bit timer 2, the serial channel can get a transfer rate. Table 3.9 (3) shows an example of baud rate using timer 2.

Table 3.9 (2) Selection of UART Transfer Rate (1) (When Baud Rate Generator Is Used)
Unit (Kbps)

					Offic (KDP3)
fc [MHz]	Input clock Frequency divisor	φT0 (fc/4)	φT2 (fc/16)	φT8 (fc/64)	φT32 (fc/256)
9.830400	1	153.600	38.400	9.600	2.400
<b>1</b>	2	76.800	19.200	4.800	1.200
<b>1</b>	4	38.400	9.600	2.400	0.600
<b>1</b>	8	19.200	4.800	1.200	0.300
<b>1</b>	16	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
1	10	19.200	4.800	1.200	0.300
14.745600	1	230.400	57.600	14.400	3.600
1	3	76.800	19.200	4.800	1.200
<b>1</b>	6	38.400	9.600	2.400	0.600
<b>↑</b>	12	19.200	4.800	1.200	0.300
17.2032	7	38.400	9.600	2.400	0.600
1	14	19.200	4.800	1.200	0.300
19.6608	2	153.600	38.400	9.600	2.400
<b>1</b>	4	76.800	19.200	4.800	1.200
<b>1</b>	8	38.400	9.600	2.400	0.600
<b>1</b>	16	19.200	4.800	1.200	0.300

Note1: Transfer rate in I/O interface mode is 8 times faster than the values given in the above table.

Note2: This table is calculated when fc is selected as a system clock, fc/1 as a clock gear, and the system clock as a prescaler clock.

Table 3.9 (3) Selection of UART Transfer Rate (2) (When Timer 2 (input Clock φ T1) is used)

Unit (Kbps)

							unit (Kbps)
fc TREG2	19.6608 MHz	14.7456 MHz	12.288 MHz	12 MHz	9.8304 MHz	8 MHz	6.144 MHz
1H	153.6	115.2	96		76.8	62.5	48
2H	76.8	57.6	48		38.4	31.25	24
3H	51.2	38.4	32	31.25			16
4H	38.4	28.8	24		19.2		12
5H	30.72	23.04	19.2				9.6
8H	19.2	14.4	12		9.6		6
AH	15.36	11.52	9.6				4.8
10H	9.6	7.2	6		4.8		3
14H	7.68	5.76	4.8				2.4

How to calculate the transfer rate (when timer 2 is used):

Transfer rate = 
$$\frac{f_{\text{FPH}}}{\text{TREG2} \times 8 \times 16}$$
(When Timer 2 (input clock  $\phi$ T1) is used)

Note1: Timer 2 match detect signal cannot be used as the transfer clock in I/O interface mode.

Note2: This table is calculated when fc is selected as a system clock, fc/1 as a clock gear, and the system clock as a prescaler clock.

## 3 Serial Clock Generation Circuit

This circuit generates the basic clock for transmitting and receiving data.

#### 1) I/O interface mode

When in SCLK output mode with the setting of SCOCR<IOC>="0", the basic clock will be generated by dividing by 2 the output of the baud rate generator described before. When in SCLK input mode with the setting of SCOCR<IOC>= "1", the rising edge or falling edge will be detected according to the setting of SCOCR<SCLKS> register to generate the basic clock.

#### 2) UART mode

According to the setting of SC0CR <SC1, 0>, the above baud rate generator clock, internal clock  $\phi1$  (max 625Kbps at fc=20 MHz), the match detect signal from timer 0, or external clock SCLK0 will be selected to generate the basic clock SIOCLK.

## 4 Receiving Counter

The receiving counter is a 4-bit binary counter used in UART mode and counts up by SIOCLK clock. 16 pulses of SIOCLK are used for receiving 1 bit of data, and the data bit is sampled three times at 7th, 8th and 9th clock.

With the three samples, the received data is evaluated by the rule of majority.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated that the received data is "0".

## 5 Receiving Control

#### 1) I/O interface mode

When in SCLK output mode with the setting of SC0CR < IOC > = "0", RxD0 signal will be sampled at the rising edge of shift clock which is output to SCLK0 pin.

When in SCLK input mode with the setting SC0CR<IOC>="1" RxD0 signal will be sampled at the rising edge or falling edge of SCLK0 input according to the setting of SC0CR<SCLKS> register.

## 2) UART mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as start bit and the receiving operation is started. Data being received are also evaluated by the rule of majority.

#### 6 Receiving Buffer

To prevent overrun error, the receiving buffer has a double buffer structure.

Received data are stored one bit by one bit in the receiving buffer 1 (shift register type). When 7 bits or 8 bits of data is stored in the receiving buffer 1, the stored data are transferred to the receiving buffer 2 (SC0BUF), generating an interrupt INTRX0. The CPU reads only receiving buffer 2 (SC0BUF). Even before the CPU reads the receiving buffer 2 (SC0BUF), the received data can be stored in the receiving buffer 1. However, unless the receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of the receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SC0CR < RB8 > is still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SCOCR<RB8>.

When in 9-bit UART mode, the wake-up function of the slave controllers is enabled by setting SC0MOD<WU> to "1", and interrupt INTRX0 occurs only when SC0CR<RB8> is set to "1".

#### 7 Transmission Counter

Transmission counter is a 4-bit binary counter which is used in UART mode and, counts by SIOCLK clock, generating TxDCLK every 16 clock pulses.




Figure 3.9 (15) Generation of Transmission Clock

## **8 Transmission Controller**

#### 1) I/O interface mode

In SCLK0 output mode with the setting of SC0CR < IOC > ="0", the data in the transmission buffer are output bit by bit to TxD0 pin at the rising edge of shift clock which is output from SCLK0 pin. In SCLK0 input mode with the setting of SC0CR < IOC > ="1", the data in the transmission buffer are output bit by bit to TxD0 pin at the rising edge or falling edge of SCLK0 input according to the setting of SC0CR < SCLKS > register.

#### 2) UART mode

When transmission data are written in the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TxDCLK, generating a transmission shift clock TxDSFT.

#### Handshake Function

The serial channels use the  $\overline{\text{CTS0}}$  pin to transmit data in units of frames, thus preventing an overrun error. Use SC0MOD < CTSE0 > to enable or disable the handshake function.

When  $\overline{\text{CTS0}}$  goes high, data transmission is halted after the completion of the current transmission and is not restarted until  $\overline{\text{CTS0}}$  returns to low. An INTTX0 interrupt is generated to request the CPU for the next data to transmit. When the CPU write the data to the transmit buffer, processing enters standby mode.

An  $\overline{RTS}$  pin is not provided, but a handshake function can easily be configured if the receiver sets any port assigned to the  $\overline{RTS}$  function to high (in the receive interrupt routine) after data receive, and requests the transmitter to temporarily halt transmission.





Figure 3.9 (16) Handshake Function



Note 1: If the CTS signal rises during transmission, the next data is not sent after the completion of the current transmission.

Note 2: Transmission starts at the first TxDCLK clock fall after the CTS signal falls.

Figure 3.9 (17) Timing of CTS (Clear to send)

#### (9) Transmission Buffer

Transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX0 interrupt.

#### 10 Parity Control Circuit

When serial channel control register SC0CR < PE > is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SC0CR < EVEN > register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SC0BUF, and data are transmitted after being stored in SC0BUF<TB7> when in 7-bit UART mode while in SC0MOD <TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before transmission data are written in the transmission buffer.

For receiving, data are shifted in the receiving buffer 1, and parity is added after the data are transferred in the receiving buffer 2 (SC0BUF), and then compared with SC0BUF < RB7 > when in 7-bit UART mode and with SC0MOD < RB8 > when in 8-bit UART mode. If they are not equal, a parity error occurs, and SC0CR < PERR > flag is set.

## 1 Error Flag

Three error flags are provided to increase the reliability of receiving data.

## 1. Overrun error < OERR>

If all bits of the next data are received in receiving buffer 1 while valid data are stored in receiving buffer 2 (SC0BUF), an overrun error will occur.

## 2. Parity error < PERR>

The parity generated for the data shifted in receiving buffer 2 (SC0BUF) is compared with the parity bit received from RxD pin. If they are not equal, a parity error occurs.

## 3. Framing error <FERR>

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.

## **12** Signal Generation Timing

## 1) In I/O Interface mode

Timing for send interrupt	SCLK0 output mode	Immediately after rise of last SCLK0 signal (See Figure 3.9 (20))
generation	SCLK0 input mode	Immediately after rise (rising mode) or fall (falling mode) of last SCLK0 signal (See Figure 3.9 (21).)
Timing for receive interrupt	SCLK0 output mode	Immediately after final SCLK0 (When received data are transferred to receive buffer 2 (SC0BUF)) (See Figure 3.9 (22).)
generation	SCLK0 input mode	Immediately after final SCLK0 (When received data are transferred to receive buffer 2 (SC0BUF)) (See Figure 3.9 (33).)

## 2) In UART mode

#### Receive

Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit
Timing for interrupt generation	Around center of bit 8	Around center of parity bit	Around center of stop bit
Timing for framing error generation	Around center of stop bit	Around center of stop bit	Around center of stop bit
Timing for parity error generation		Around center of parity bit	<b>+</b>
Timing for overrun error generation	Around center of bit 8	Around center of parity bit	Around center of stop bit

## Send

Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit
Timing for interrupt generation	Immediately before stop bit sent	←	<b>←</b>

# 3.9.3 Operational Description

#### (1) Mode 0 (I/O interface mode)

This mode is used to increase the number of I/O pins of for transmitting or receiving data to or from the external shifter register.

This mode includes SCLK output mode to output synchronous clock SCLK0 and SCLK input mode to input external synchronous clock SCLK0.




Figure 3.9 (18) Example of SCLK Output Mode Connection




Figure 3.9 (19) Example of SCLK Input Mode Connection

## 1 Transmission

In SCLK output mode, 8-bit data and synchronous clock are output from TxD0 pin and SCLK0 pin, respectively, each time the CPU writes data in the transmission buffer. When all data is output, INTESO<ITX0C> will be set to generate INTTX0 interrupt.




Figure 3.9 (20) Transmitting Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK output mode, 8-bit data are output from TxD0 pin when SCLK0 input becomes active while data are written in the transmission buffer by CPU.

When all data are output, INTESO<ITXOC> will be set to generate INTTX0 interrupt.




Figure 3.9 (21) Transmitting Operation in I/O Interface Mode (SCLK Input Mode)

## 2 Receiving

In SCLK output mode, synchronous clock is outputted from SCLK0 pin and the data are shifted in the receiving buffer 1 whenever the receive interrupt flag INTES0<IRX0C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred in the receiving buffer 2 (SC0BUF) at the timing shown below, and INTES0<IRX0C> will be set again to generate INTRX0 interrupt.




Figure 3.9 (22) Receiving Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK input mode, the data is shifted in the receiving buffer 1 when SCLK input becomes active while the receive interrupt flag INTES0 <IRX0C> is cleared by reading the received data. When 8-bit data is received, the data will be shifted in the receiving buffer 2 (SC0BUF) at the timing shown below, and INTES0 <IRX0C> will be set again to generate INTRX0 interrupt.




Figure 3.9 (23) Receiving Operation in I/O Interface Mode (SCLK Input Mode)


Note: For data receiving, the system must be placed in the receive enable state (SC0MOD < RXE > = "1")

## (2) Mode 1 (7-bit UART Mode)

7-bit mode can be set by setting serial channel mode register SC0MOD <SM1,0> to "01".

In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register SC0CR<PE>, and even parity or odd parity is selected by SC0CR <EVEN> when <PE> is set to "1" (enable).

Setting example : When transmitting data with the following format, the control registers should be set as described below.



TRUN  $\leftarrow$  1 X - - - - Start the prescaler for the baud rate generator.

INTESO  $\leftarrow$  1 1 0 0 - - - Enable INTTX0 interrupt and set interrupt level 4.

SCOBUF ← \* \* \* \* \* \* \* \* Set data for transmission.

Note: X; don't care -; no change

## (3) Mode 2 (8-bit UART Mode)

8-bit UART mode can be specified by setting SC0MOD<SM1,0> to "10". In this mode, parity bit can be added, the addition of a parity bit is enabled or disabled by SC0CR<PE>, and even parity or odd parity is selected by SC0CR<EVEN> when <PE> is set to "1" (enable).

Setting example: When receiving data with the following format, the control register should be set as described below.

```
start bit 0 1 2 3 4 5 6 7 odd parity stop

Direction of transmission (transmission rate: 9600 bps at fc = 12.288 MHz)

Clock Condition
System clock : High Frequency (fc) clock gear : 1 (fc) prescaler clock : fFPH
```

#### Main setting

```
7 6 5 4 3 2 1 0

P6CR ← - - - - - 0 - Select P61 (RxD) as the input pin.

SC0MOD ← - 0 1 X 1 0 0 1 Enable receiving in 8-bit UART mode.

SC0CR ← X 0 1 X X X 0 0 Add an odd parity.

BR0CR ← 0 X 0 1 0 1 0 1 Set transfer rate at 9600 bps.

TRUN ← 1 X - - - - - - Start the prescaler for the baud rate generator.

INTESO ← - - - 1 1 0 0 Enable INTTX0 interrupt and set interrupt level 4.
```

## Interrupt processing

```
Acc ← SCOCR AND 00011100 Check for error.

if Acc ≠ 0 then ERROR

Acc ← SCOBUF Read the received data.

Note: X; don't care -; no change
```


## (4) Mode 3 (9-bit UART Mode)

9-bit UART mode can be specified by setting SC0MOD<SM1,0> to "11". In this mode, parity bit cannot be added.

For transmission, the MSB (9th bit) is written in SC0MOD <TB8>, while in receiving it is stored in SC0CR < RB8>. For writing and reading the buffer, the MSB is read or written first then SC0BUF.

#### Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SC0MOD < WU > to "1". The interrupt INTRX0 occurs only when < RB8 > = 1.




Note: TxD pin of the slave controllers must be in open drain output mode.

Figure 3.9 (24) Serial Link Using Wake-Up Function

#### **Protocol**

- ① Select the 9-bit UART mode for the master and slave controllers.
- ② Set SC0MOD<WU> bit of each slave controller to "1" to enable data receiving.
- ③ The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8) < TB8 > is set to "1".




- Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches
   its own select code.
- ⑤ The master controller transmits data to the specified slave controller whose SC0MOD<WU> bit is cleared to "0". The MSB (bit 8)<TB8> is cleared to "0".



⑥ The other slave controllers (with the <WU> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or <RB8>) are set to "0" to disable the interrupt INTRX0.
The slave controllers (<WU>=0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting example : To link two slave controllers serially with the master controller, and use the internal clock  $\phi 1$  as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 is used for the purposes of explanation.

• Setting the master controller

# Main

```
P6CR ← - - - - - - 0 1
P6FC ← X X - X - - X 1

INTESO ← 1 1 0 0 1 1 0 1

Enable INTTX0 and set the interrupt level 4.

Enable INTRX0 and set the interrupt level 5.

SCOMOD ← 1 0 1 0 1 1 1 0

SCOBUF ← 0 0 0 0 0 0 0 1

Set the select code for slave controller 1.
```

## **INTTX0** interrupt

Setting the slave controller 2

#### Main

```
      P6CR
      ← - - - - - - 0 1
      Select P61 as RxD0 pin and P60 as TxD0 pin (open drain output).

      ODE
      ← X X X X X - - - 1
      Enable INTRX0 and INTTX0.

      SCOMOD
      ← 0 0 1 1 1 1 1 0
      Set <WU> to "1" in the 9-bit UART transmission mode with transfer clock φ1.
```

## **INTRX0** interrupt

```
Acc ← SCOBUF

if Acc = Select code

Then SCOMOD ← - - - 0 - - - Clear <WU> to "0".
```

## 3.10 Serial Bus Interface (SBI)

The TMP93CS44/S45 has a 1-channel serial bus interface which employs a clocked-synchronous 8-bit serial bus interface and an I<sup>2</sup>C bus.

The serial bus interface is connected to an external device through P33 (SDA) and P34 (SCL) in the I²C bus mode; and through P32 (SCK), P33 (SO), and P34 (SI) in the clocked-synchronous 8-bit SIO mode. TMP93CS44/S45 has no an arbitration function which is necessary when two or more master devices scramble for the bus control. In master mode, other devices which are connected on the same bus need be slave devices. (single master)

Setting of every pins is as follows.

	ODE <ode34, 33=""></ode34,>	P3CR < P34C, P33C, P32C >	P3FC <p32m, p32f="" p33f,="" p34f,=""></p32m,>
I <sup>2</sup> C Bus Mode	11	11X	X110
Clock synchronous 8-bit SIO Mode	xx	011 010	1111

X : Don't care

## 3.10.1 Configuration




Figure 3.10 (1) Serial Bus Interface (SBI)

## 3.10.2 Serial Bus Interface (SBI) Control

The following reginsters are used for control and operation status monitoring when using the serial bus interface (SBI).

- Serial bus interface control register 1 (SBICR1)
- Serial bus interface control register 2 (SBICR2)
- Serial bus interface control register 3 (SBICR3)
- Serial bus interface data buffer register (SBIDBR)
- I2C bus address register (I2CAR)
- Serial bus interface status register (SBISR)


The above registers differ depending on an mode to be used.

Refer to Section "3.10.4 I2C bus Mode Control" and "3.10.6 Clocked-synchronous 8-bit SIO Mode Control".


#### 3.10.3 The Data Formats in the I2C Bus Mode

The data formats when using the TMP93CS44 / S45 in the I2C bus mode are shown below.


## (a) Addressing format



## (b) Addressing format (with restart)



## (c) Free data format




(Notes) S: Start condition

R/W: Direction bit
ACK: Acknowledge bit
P: Stop condition

Figure 3.10 (2) Data format in the I<sup>2</sup>C Bus Mode

## 3.10.4 I<sup>2</sup>C Bus Mode Control


The following registers are used for control and operation status monitoring when using the serial bus interface (SBI) in the I<sup>2</sup>C bus mode.



Note 1: Set <BC2 to 0> to "000" before switching to a clock-synchronous 8-bit SIO mode.

Note 2: Refer to sentence of 3.10.4 (3) Serial Clock.

Figure 3.10 (3) - 1 Register for I<sup>2</sup>C Bus Mode




Note 1: This register functions as the SBISR by reading.

Note 2: Switch a mode to the port mode after confirming that the bus is free.


Switch a mode to the I<sup>2</sup>C bus mode and the clocked-synchronous 8-bit SIO mode after confirming that input signals via port are high level.

Figure 3.10 (3) - 2 Register for I<sup>2</sup>C Bus Mode



Note: Bits 7 to 2 of this register function as the SBICR2 by writing.

Figure 3.10 (3) - 3 Register for I<sup>2</sup>C Bus Mode



Serial Bus Interface Data Buffer Register

SBIDBR (004CH) Prohibit readmodifywrite.

	7		6	-	5		4	3	2	1	0
bit Symbol	DB7		DB6	-	DB5	:	DB4	DB3	DB2	DB1	DB0
Read/Write	R (receive) / W (send)										
After reset	Undefined										

Note1: When writing the send data, start from the MSB (bit7).

I<sup>2</sup>C Bus Address Register

12CAR (004DH) Prohibit readmodifywrite.

7         6         5         4         3         2         1         0           bit Symbol         SA6         SA5         SA4         SA3         SA2         SA1         SA0         ALS           Read/Write           W           After reset         0         0         0         0         0         0         0         0         Address recognition mode specification									
Read/Write         W           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         Address recognition mode         Percognition mode<		7	6	5	4	3	2	1	0
After reset         0 <th< td=""><td>bit Symbol</td><td>SA6</td><td>SA5</td><td>SA4</td><td>SA3</td><td>SA2</td><td>SA1</td><td>SA0</td><td>ALS</td></th<>	bit Symbol	SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS
Function Slave address selection.  Address recognition mode	Read/Write				١	٧			
Function recognition mode	After reset	0	0	0	0	0	0	0	0
	Function	Slave addı	ess selectio	n.					recognition mode

 $\longrightarrow$  Address recognition mode specification

Slave address recognition
 Non slave address recognition

Figure 3.10 (3) - 4 Registers for I<sup>2</sup>C Bus Mode

## (1) Acknowledge mode specification

Set SBICR1 < ACK > to "1" for operation in the acknowledge mode. The TMP93CS44 / S45 generates an additional clock pulse for an acknowledge signal when operating in the master mode. In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the low level in order to generate the acknowledge signal.

Set <ACK> to "0" for operation in the non-acknowledge mode. The TMP93CS44 / S45 does not generate a clock pulse for the acknowledge signal when operating in the master mode.

In the acknowledgment mode, when the TMP93CS44/S45 is the slave mode, clocks are counted for the acknowledge signal. During the clock for the acknowledge signal, when a received slave address matches to a slave address set to the I2CAR or a "GENERAL CALL" is received, the SDA pin is set to low level generating an acknowledge signal.

After a received slave address matches to a slave address set to the I2CAR and a "GENERAL CALL" is received, in the transmitter mode during the clock for the acknowledge signal, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode, the SDA pin is set to low level generating an acknowledge signal

In the non-acknowledgment mode, when the TMP93CS44/S45 is the slave mode, clocks for the acknowledge signal are not counter.

#### (2) Number of transfer bits

SBICR1<BC2 to 0> are used to select a number of bits for transmitting and receiving data. Since <BC2 to 0> are cleared to "000" as a start condition, a slave address and direction bit transmissions are executed in 8 bits. Other than these, <BC2 to 0> retain a specified value.

### (3) Serial clock

## ① Clock source

SBICR1 < SCK2 to 0> are used to select a maximum transfer frequency output on the SCL pin in the master mode.




Figure 3.10 (4) Clock Source

# 2 Clock synchronization

In the I<sup>2</sup>C bus mode, in order to wired-AND a bus, a master device which drives a clock line to low-level, in the first place, invalidates a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP93CS44 / S45 has a clock synchronization function for normal data transfer even when more than one master exists on a bus.

The example explains clock synchronization procedures when two masters simultaneously exist on a




Figure 3.10 (5) Clock Synchronization

As Master A drives the internal SCL output to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, Master B resets a counter of an own clock pulse and sets the internal SCL output to the low level.

Master A finishes counting low-level width of an own clock pulse at point "b" and sets the SCL pin to the high level. Since Master B holds the SCL line of the bus at the low level, Master A waits for counting high-level width of an own clock pulse. After Master B sets the internal SCL output to the high level at point "c" and Master A detects the SCL line of the bus at the high level and starts counting high-level of an own clock pulse.

The clock pulse on the bus is determinded by the master device with the shortest high-level period and the master device with the longest low-level width from among those master devices connected to the bus.

#### (4) Slave address and Address recognition mode specification

To operate the TMP93CS44/S45 in the addressing format which recognizes the slave address, set I2CAR<ALS> to "0" and set the slave address to the I2CAR<SA6 to 0>.

To operate the serial bus interface circuit in the free data format which does not recognize the slave address, set <ALS> to "1". When the TMP93CS44/S45 used in the free data format, the slave address and the direction bit are not recognized. They are handled as data just after generation of start conditions.

#### (5) Master/slave selection

Set SBICR2 <MST> to "1" for operating the TMP93CS44 / S45 as a master device. <MST> is cleared to "0" by the hardware after a stop condition on a bus is detected or arbitration is lost.

## (6) Transmitter/receiver selection

Set SBICR2 <TRX> to "1" for operating the TMP93CS44 / S45 as a transmitter. Set <TRX> to "0" for operation as a receiver. When data with an addressing format is transferred in the slave mode, when a slave address with the same value that an I2CAR or the GENERAL CALL is received (all 8-bit data are "0" after the start condition), <TRX> is set to "1" by the hardware if the direction bit (R/W) sent from the master device is "1", and is set to "0" by the hardware if the bit is "0". In the master mode, after the acknowledge signal is returned from the slave device, <TRX> is set to "0" by the hardware if a transmitted direction bit is "1", and set to "1" by the hardware if it is "0". When the acknowledge signal is not returned, the current condition is maintained.

<TRX> is cleared to "0" by the hardware after the stop condition on the  $I^2C$  bus is detected or arbitration is lost.

The following shows <	TRX > change	e conditions in ea	ch mode and <	<trx> after changing.</trx>
		0 001141110110 111 04		

Mode	Direction bit	Change condition	<trx> after changing</trx>
Slave mode	0	A received slave address is the same as	0
Slave mode	1	a value set to I2CAR.	1
Master mode	0	ACK signal is not unad	1
iviaster mode	1	ACK signal is returned.	0

When the TMP93CS44/S45 operates in the free data format, the slave address and the direction bit are not recognized. They are handled as data just after generating a start condition. The TRX was not changed by the hardware.

# (7) Start/Stop Condition generation

When SBICR2 <BB> is "0", the start condition and 8-bit data are output by writing "1" to SBICR2<MST, TRX, BB, PIN>. It is necessary to set "1" to SBICR1<ACK> beforehand.




Figure 3.10 (6) Start Condition Generation and Slave Address Generation

When SBICR2 <BB> is "1", a sequence of generating the stop condition is started by writing "1" to <MST, TRX, PIN> and "0" to <BB>. Do not modify the contents of <MST, TRX, BB, PIN> until the stop condition is generated on a bus.

When a stop condition is generated and the SCL line on the bus is set to low level by another device, a stop condition is generated after releasing the SCL line.




Figure 3.10 (7) Stop Condition Generation

The bus condition can be indicated by reading the contents of <BB> . <BB> is set to "1" when the start condition on a bus is detected, and is set to "0" when the stop condition is detected.

#### (8) Cancel interrupt service request

When the TMP93CS44/S45 is the master mode and transferring a number of clocks set by the SBICR1<BC2 to 0> and the SBICR1<ACK> is complete, a serial bus interface interrupt request (INTS2) is generated.

In the slave mode, the INTS2 is generated when the received slave address is the same as the value set to the I2CAR and an acknowledge signal is output, when a "GENERAL CALL" is received and an acknowledge signal is output, or when transferring / receiving data is complete after the received slave address is the same as the value set to the I2CAR and a "GENERAL CALL" is received.

When the serial bus interface interrupt request occurs, the SBISR < PIN > is cleared to "0". During the time that the PIN is "0", the SCL pin is set to low level.

Either writing or reading data to or from the SBIDBR sets the <PIN> to "1".

The time from the <PIN> being set to "1" until the SCL pin is released takes tLOW.

Although the <PIN> can be set to "1" by the program, the <PIN> is not cleared to "0" when it is written "0".

#### (9) Serial bus interface operation mode selection

SBICR2 <SBIM1, 0> is used to specify the serial bus interface operation mode. Set <SBIM1, 0> to "10" when used in the I²C bus mode after confirming that input signal via port is high level. Switch a mode to port after making sure that a bus is free.

## (10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on a bus in the  $I^2C$  bus mode, a bus arbitration procedure is implemented in order to guarantee the contents of the transferred data.

A data on the SDA line is used for bus arbitration of the I2C bus.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on a bus. Master A and Master B output the same data until point "a". After Master A outputs "L" and Master B "H", the SDA line of the bus is wire-AND and the SDA line is driven to the low level by Master A. When the SCL line of the bus is pulled up at point "b", the slave device reads data on the SDA line, that is, data in Master A. A data transmitted from Master B becomes invalid. The state in Master B is called "arbitration lost". B master device which loses arbitration releases the SDA pin in order not to effect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 3.10 (8) Arbitration Lost

The TMP93CS44 / S45 compares levels of the SDA line of the bus with those of the TMP93CS44 / S45 internal SDA output at the rising edge of the SCL line. If the levels are unmatched, arbitration is lost and SBISR <AL> is set to "1".

When <AL> is set to "1", <MST, TRX> are set to "0" and the mode is switched to the slave receiver mode. The TMP93CS44 / S45 generates the clock pulse until data is transmitted when <AL> is "1". <AL> is set to "0" by writing/reading data to/from the SBIDBR or writing data to the SBICR2.




Figure 3.10 (9) Example of when TMP93CS44 / S45 is a Master device

# (11) Slave address match detection monitor

SBISR <AAS> is set to "1" in the slave mode, in the address recognition mode (I2CAR <ALS>=0) when receiving the GENERAL CALL or the slave address with the same value that is set to the I2CAR. When <ALS> is "1", <AAS> is set to "1" after receiving the first 1-word of data. <AAS> is set to "0" by writing/reading data to/from a data buffer register.

# (12) GENERAL CALL detection monitor

SBISR < AD0 > is set to "1" in the slave mode, when the GENERAL CALL is received (all 8-bit data are "0" after the start condition). < AD0 > is set to "0" when the start or stop condition is detected on a bus.

## (13) Last received bit monitor

The SDA line value stored at the rising edge of the SCL line is sent to SBISR <LRB>. In the acknowledge mode, immediately after the INTS2 interrupt request is generated, the acknowledge signal is read by reading the contents of <LRB>.

#### (14) Software Reset Function

Software reset function is used to initialize the SBI which is rocked by external noise, etc. When SBICR3 <SWRST> is set to "1", the internal reset signal pulse is generated and inputted into the SBI circuit.

All command registers and state registers are initialized to initial values. <SWRST> is automatically set to "0" after the SBI circuit is initialized.

# (15) Serial Bus Interface Data Buffer Register (SBIDBR)

The SBIDBR register can read out the receiving data and write the sending data.

After the start condition generated in the master mode, set the slave address and the direction bit in this register.

## (16) I<sup>2</sup>C BUS Address Register (I2CAR)

I2CAR<SA6 to 0> sets the slave address when the TMP93CS44/S45 are operated as the slave devices. Setting I2CAR<ALS>="0", the slave address output from master device is recognized, and the data format is changed to the addressing format. Setting I2CAR<ALS>="1", the slave address is not recognized, and the data format is changed to the free data format.

#### 3.10.5 Data Transfer in I2C Bus Mode

#### (1) Device Initialization

First, set SBICR1 < ACK, SCK2 to 0>. Specify "0" to bits 7 to 5 and 3 in the SBICR1. Set the slave address < SA6 to 0> and < ALS> to I2CAR (< ALS> = 0 when the addressing format). Subsequently, set "0" to < MST, TRX, BB>; "1" to < PIN>; "10" to < SBIM1, 0>; and "0" to bits 0 and 1 in the SBICR2. The slave receiver mode is set.

Note 1: The initialization of the serial bus interface circuit must be complete within the time from all devices which are connected to the bus have initialized to any device does not generate a start condition. If not, there is a possibility that another device starts transferring before an end of the initialization of the serial bus interface circuit. Data can not be received correctly.

#### (2) Start Condition and Slave Address Generation

Confirm a bus free status (when SIBSR < BB> = 0).

Set the SBICR1 <ACK> to "1" and specify a slave address and a direction bit to be transmitted to the SBIDBR.

When the SBISR < BB > is "0", the start condition are generated and the slave address and the direction bit which are set to the SBIDBR are output on a bus by wiring "1" to the SBICR2 < MST, TRX, BB > and PIN. An INTS2 interrupt request occurs at the 9th falling edge of the SCL clock cycle, and the <PIN > is cleared to "0". The SCL pin is pulled down to the low-level while the <PIN > is "0". When an interrupt request occurs, the <TRX > changes by the hardware according to the direction bit only when an acknowledge signal is returned from the slave device.

- Note 1: Do not write a slave address to be output to the SBIDBR while data are transferred. If data is written to the SBIDBR, data to been outputting may be destroyed.
- Note 2: Do not start transferring due to another mater from writing a slave address to be output to the SBIDBR to writing a start condition generation command to the SBICR2. The serial bus interface circuit malfunctions because it has not an arbitration function.




Figure 3.10 (10) Start Condition Generation and Slave Address Transfer

## (3) 1-word Data Transfer

Test SBISR <MST> by the INTS2 interrupt process after a 1-word data transfer is completed, and determine whether the mode is a master or slave.

① When <MST> is "1" (Master mode)

Test SBISR <TRX > and determine whether the mode is a transmitter or receiver.

When <TRX> is "1" (Transmitter mode)

Check SBISR <LRB>. When <LRB> is "1", a receiver does not request data. Implement the process to generate the stop condition (described later) and terminate data transfer.

When <LRB> is "0", the receiver requests new data. When the next transmitted data is 8-bits, write it to the SBIDBR. When the next transmitted data is other than 8 bits, set SBICR1 <BC2 to 0>, set SBICR1 <ACK> to "1", and write the transmitted data to the SBIDBR. After writing the data, SBISR <PIN> becomes "1", the serial clock pulse is generated for transferring a new 1-word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, the INTS2 interrupt request occurs. <PIN> becomes "0" and the SCL pin is set to the low level. If the data to be transferred is more than one word in length, repeat the procedures from <LRB> test mentioned above.




Figure 3.10 (11) Example of when  $\langle BC2 \text{ to } 0 \rangle = "000", \langle ACK \rangle = "1"$  (Transmitter mode)

When <TRX> is "0" (Receiver mode)

When the next transmitted data is 8 bits, write the transmitted data to the SBIDBR. When the next transmitted data is other than 8 bits, set SBICR1<BC2 to 0> again. Set <ACK> to "1" and read the received data from the SBIDBR to release the SCL line. The read data is undefined immediately after the slave address is set.) After the data is read, <PIN> becomes "1". The TMP93CS44/S45 outputs the serial clock pulse to the SCL pin to transfer new 1-word of data and sets the SDA pin to "0", when the acknowledge signal is set to low level at the final bit.

The INTS2 interrupt request then occurs and <PIN> becomes "0". The SCL pin is set to the low level. The TMP93CS44/S45 outputs a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from the SBIDBR.




Figure 3.10 (12) Example of when  $\langle BC2 \text{ to } 0 \rangle = "000", \langle ACK \rangle = "1"$  (Receiver mode)

In order to terminate the transmitting data to the transmitter, set <ACK> to "0" before reading data which is 1 word before the last data to be received. The last data does not generate a clock pulse for the acknowledge signal. After the data is transmitted and an interrupt request has occurred, set <BC2 to 0> to "001" and read the data. The TMP93CS44/S45 generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA line of the bus keeps the high level. The transmitter receives the high-level signal as the ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After 1-bit data is received and the interrupt request has occurred, the TMP93CS44/S45 generates the stop condition and terminates data transfer.




Figure 3.10 (13) Termination of data transfer in master receiver mode

# 2 When < MST> is "0" (Slave mode)

In the slave mode, the TMP93CS44/S45 operates either in normal slave mode or in recovery process after a noise detection.

In the slave mode, an INTS2 interrupt request occurs when the serial bus interface circuit receives a slave address or a "GENERAL CALL" from the master device, or when a "GENERAL CALL" is received and data transfer is complete after matching a received slave address. In the master mode, the TMP93CS44/S45 operates in a slave mode if a noise is detected. An INTS2 interrupt request occurs when word data transfer terminates after a noise detection. When an INTS2 interrupt request occurs, the SBISR <PIN > is reset, and the SCL pin is set to low level. Either reading or writing from or to the SBIDBR or setting the <PIN > to "1" releases the SCL pin after taking  $t_{\rm LOW}$  time.

The TMP93CS44/S45 tests the SBISR <AL>, the SBISR <TRX>, the <AAS>, and the <AD0> and implements processes according to conditions listed in the next table.

<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process
1	0	1	0	In the slave receiver mode, the TMP93CS44/S45 receives a slave address of which the direction bit sent from the master is "1".	Set the number of bits in 1 word to <bc2 0="" to=""> and write transmitted data to the SBIDBR.</bc2>
		0	0	In the slave transmitter mode, 1-word data is transmitted.	Check < LRB >. If < LRB > is set to "1", set < PIN > to "1" since the receiver does not request next data. Then, clear < TRX > to "0" release the bus. If < LRB > is set to "0", set the number of bits in a word to < BC2 to 0 > and write transmitted data to the SBIDBR since the receiver requests next data.
0	1	0	0	The TMP93CS44/S45 loses arbitration when transmitting a slave address or data and terminates transferring word data.	Read the SBIDBR for setting <pin> to "1" (reading dummy data) or write "1" to <pin>.</pin></pin>
	0	1	1/0	In the slave receiver mode, the TMP93CS44/S45 receives a slave address or GENERAL CALL of which the direction bit sent from the master is "0".	
		0	1/0	In the slave receiver mode, the TMP93CS44/S45 terminates receiving of 1-word data.	Set the number of bits in a word to <bc2 0="" to=""> and read received data from the SBIDBR.</bc2>

Table 3.10 (1) Operation in the Slave Mode

# (4) Stop Condition Generation

When SBISR <BB> is "1", a sequence of generating a stop condition is started by writing "1" to SBICR2 <MST, TRX, PIN>, and "0" to <BB>. Do not modify the contents of <MST, TRX, BB, PIN> until the stop condition is generated on the bus. When a SCL line of bus is pulled down by other device the TMP93CS44/S45 generates a stop condition after they release a SCL line.




Figure 3.10 (14) Stop Condition Generation

## (5) Restart

Restart is used to change the direction of data transfer between a master device and a slave device during transferring data. The following explains how to restart the TMP93CS44/S45.

Clear "0" to the <MST>, <TRX>, and <BB> and set "1" to the <PIN>. The SDA pin retains the high level and the SCL pin is released. Since a stop condition is not generated on the bus, the bus is assumed to be in a busy state from other devices. Test the <BB> until it becomes "0" to check that the SCL pin of the TMP93CS44/S45 is released. Test the <LRB> until it becomes "1" to check that the SCL line of the bus is not set to low level by other devices. After confirming that the bus stays in a free state, generate a start condition with procedure (2).

In order to meet setup time when restarting, take at least 4.7  $\mu$ s of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.





Figure 3.10 (15) Timing diagram when restarting the TMP93CS44 / S45

## 3.10.6 Clock-synchronous 8-bit SIO Mode Control

The following registers are used for control and operation status monitoring when using the serial bus interface (SBI) in the clock-synchronous 8-bit SIO mode.



Note: Set <SIO> to "0" and <SIOINH> to "1" when setting the transfer mode and the serial clock.

#### Serial Bus Interface Data Buffer Register 7 5 3 0 1 bit Symbol DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 R (receive) / W (send) Read/Write Undefined After reset

Figure 3.10 (16) - 1 Registers for SIO Mode

write

Prohibit

readmodify-

**SBIDBR** 

(004CH)

SBICR2 (004EH)

Prohibit readmodifywrite

read-

write

Serial Bus Interface Control Register 2								
	7	6	5	4	3	2	1	0
bit Symbol	-	_	-	<u> </u>	SBIM1	SBIM0	_	-
Read/Write					٧	v		
After reset	0	0	0	1	0	0	0	0
Function					Serial bus in operation selection 00: Port multiple 10: SIO multiple 11: (reserved)	mode ode ode mode		

Serial bus interface operation mode selection

00	Port mode (serial bus interface output disable)
01	SIO mode
10	I <sup>2</sup> C bus mode
11	(reserved)

Note 1: Switch a mode to port after data transfer is complete.

Note 2: Switch a mode to SIO mode after confirming that input signals via port are high level.

#### Serial Bus Interface Status Register 7 6 5 4 2 0 3 1 **SBISR** bit Symbol \_ \_ SIOF SEF \_ (004EH) Read/Write R After reset 0 0 0 0 0 0 Prohibit Serial shift tarnsfer operating **Function** operating status modifystatus monitor monitor Sift operating status monitor Shift operation terminated Shift operation in process Serial transfer operating status monitor Transfer terminated Transfer in process

Figure 3.10 (3) - 2 Registers for SIO Mode

## (1) Serial Clock

#### 1 Clock source

SBICR1<SCK2 to 0> are used to select the following functions.

#### Internal Clock

In the internal clock mode, any of seven frequencies can be selected. The serial clock is output to the outside on the SCK pin. The SCK pin becomes a high level when data transfer starts. When writing (in the transmit mode) or reading (in the receive mode) data cannot follow the serial clock rate, an automatic-wait function is executed to stop the serial clock automatically and hold the next shift operation until reading or writing is complete.




Figure 3.10 (17) Automatic-wait Function

External clock (<SCK 2 to 0> ="111")

An external clock supplied to the SCK pin is used as the serial clock. In order to ensure shift operation, a pulse width of at least 4 machine cycles is required for both high and low levels in the serial clock. The maximum data transfer frequency is  $625 \mathrm{kHz}$  (at  $\mathrm{fc} = 20 \mathrm{MHz}$ ).




Figure 3.10 (18) External Clock

## 2 Shift edge

The leading edge is used to transmit data, and the trailing edge is used to receive data.

Leading edge shift

Data is shifted on the leading edge of the serial clock (at the falling edge of the SCK pin input/output).

## Trailing edge shift

Data is shifted on the trailing edge of the serial clock (at the rising edge of the SCK pin input/output).




Figure 3.10 (19) Shift Edge

#### (2) Transfer mode

SBICR1 < SIOM1, 0 > are used to select a transmit, receive, or transmit/receive mode.

#### 1 8-bit transmit mode

Set a control register to a transmit mode and write data to the SBIDBR.

After the data is written, set SBICR1 <SIOS> to "1" to start data transfer. The transmitted data is transferred from the SBIDBR to the shift register and output to the SO pin in synchronous with the serial clock, starting from the least significant bit (LSB). When the data is transferred to the shift register, the SBIDBR becomes empty. The INTS2 (buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to the SBIDBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBIDBR by the interrupt service program.

When the transmit is started, after SBISR <SIOF> goes "1" the same value as the final bit of the last data is output until the falling edge of the SCK.

Transmitting data is ended by clearing <SIOS> to "0" with the buffer empty interrupt service program or setting SBICR1 <SIOINH> to "1". When <SIOS> is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set <SIOF> to be sensed. <SIOF> is cleared to "0" when transmitting is complete. When <SIOINH> is set to "1", transmitting data stops. <SIOF> turns "0".

When the external clock is used, it is also necessary to clear <SIOS> to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.




Figure 3.10 (20) Transfer Mode

Example: Program to stop transmitting data (when external clock is used)

STEST1: BIT SEF, (SBISR); If  $\langle SEF \rangle = 1$  then loop

JR NZ, STEST1

STEST2: BIT 2, (P3); If SCK=0 then loop

 ${
m JR} {
m Z}$  , STEST2

LD (SBICR1), 00000111B ;  $\langle SIOS \rangle \leftarrow 0$ 




Figure 3.10 (21) Transmitted Data Hold Time at end of transmit

#### 2 8-bit Receive Mode

Set the control register to a receive mode and SBICR1 < SIOS > to "1" for switching to the receive mode. Data is received from the SI pin to the shift register in synchronous with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBIDBR. The INTS2 (buffer full) interrupt request is generated to request to read the received data. The data is then read from the SBIDBR by the interrupt service program.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated until the received data is read from the SBIDBR.

When the external clock is used, since shift operation is synchronized with the clock pulse provided externally, the received data should be read from the SBIDBR before next serial clock input. If the received data is not read, further data to be received is canceled. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read.

Receiving data is ended by clearing <SIOS> to "0" with the buffer full interrupt service program or setting SBICR1 <SIOINH> to "1". When <SIOS> is cleared, received data is transferred to the SBIDBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm if data is surely received by the program, set SBISR <SIOF> to be sensed. <SIOF> is cleared to "0" when receiving is complete. After confirming that receiving has ended, the last data is read. When <SIOINH> is set to "1", receiving data stops. <SIOF> turns "0" (the received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, receiving data is concluded by clearing <SIOS> to "0", read the last data, and then switch the mode.




Figure 3.10 (22) Receive Mode (Example: Internal clock)

#### 3 8-bit Transmit/Receive Mode

Set a control register to a transmit/receive mode and write data to the SBIDBR. After the data is written, set SBICR1<SIOS> to "1" to start transmitting/receiving. When transmitting, the data is output from the SO pin on the leading edges in synchronous with the serial clock, starting from the least significant bit (LSB). When receiving, the data is input to the SI pin on the trailing edges of the serial clock. The 8-bit data is transferred from the shift register to the SBIDBR, and the INTS2 interrupt request occurs. The interrupt service program reads the received data from the data buffer register and writes data to be transmitted. The SBIDBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.

When the internal clock is used, automatic-wait function is initiated until received data is read and next data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read and transmitted data is written.

When the transmit is started, after SBISR <SIOF> "1" output from the SO pin holds final bit of last data until falling edge of the SCK.

Transmitting/receiving data is ended by clearing <SIOS> to "0" by the INTS2 interrupt service program or setting SBICR1 <SIOINH> to "1". When <SIOS> is cleared, received data is transferred to the SBIDBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm if data is surely transmitted/received by the program, set SBISR <SIOF> to be sensed. <SIOF> becomes "0" after transmitting/receiving is complete. When <SIOINH> is set, transmitting/receiving data stops. <SIOF> turns "0".

Note: When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, transmitting/receiving data is concluded by clearing <SIOS> to "0", read the last data, and then switch the transfer mode.




Figure 3.10 (23) Transmit/Receive Mode (Example: Internal clock)




Figure 3.10 (24) Transmitted Data Hold Time at end of transmit/receive

# 3.11 Analog/Digital Converter

TMP93CS44 / S45 incorporate a high-speed, high-precision 10-bit analog/digital converter (A/D converter) with 8-channel analog input.

Figure 3.11 (1) is a block diagram of the A/D converter. The 8-channel analog input pins (AN0 to AN7) are also used as input-only Port5 and can be also used as input ports.




Figure 3.11 (1) Block Diagram of A/D Converter

- Note 1: When the power supply current is reduced in IDLE2, IDLE1, STOP mode, there is possible to set a standby enabling the internal comparator due to a timing. Stop operation of A/D converter before execution of "HALT" instruction.
- Note 2: In regard to the lowest operation frequency The operation of A/D converter is guaranteed with clock of  $f_{FPH} \ge 4$  MHz (used fc clock). Is not guaranteed with fs clock.

# 3.11.1 Analog/Digital Converter Registers

A/D converter is controlled by two A/D mode control registers (ADMOD0 and ADMOD1). A/D conversion result is stored in eight A/D conversion result registers (ADREG04H/L, ADREG15H/L, ADREG26H/L, ADREG37H/L).




Figure 3.11 (2) - 1 Register for A/D Converter

ADMOD1 (005FH)

#### A/D Mode Control Register 1 7 6 2 0 Bit Symbol **VREFON ADTREG** ADCH2 ADCH1 ADCH0 Read/Write R/W R/W After reset 0 0 0 0 String External resistor trigger start Analog input channel **Function** 0: OFF control selection 1: ON 0 : Disable 1: Enable ► Analog input channel selection <SCAN> 1 channel \ channel \ fix scan <ADCH2 to 0> AN0 000 AN0 001 AN0→AN1 AN1 AN0→AN1→AN2 010 AN2 011 (Note) AN3 AN0→AN1→AN2→AN3 AN4 AN4 100 101 AN5 AN4→AN5 110 AN6 AN4→AN5→AN6 111 AN7 AN4-AN5-AN6-AN7 Conversion start control by external trigger (ADTRG pin input) Disable Enable Analog reference voltage control OFF

(Note) Set the <VREFON > bit to "1" before starting conversion (before writing "1" to ADMODO < ADS > ).

(Note) As the AN3 and the  $\overline{ADTRG}$  are the same pin, <ADCH2 to 0>="011" can't be set when <ADTRGE> is set to 1 and  $\overline{ADTRG}$  is used.

1

ON

Figure 3.11 (2) - 2 Register for A/D Converter




Figure 3.11 (2) - 3 Registers for A/D Converter

registers clears <ADRXRF> to "0".




Figure 3.11 (2) - 4 Registers for A/D Converter

ADREGXL registers clears < ADRXRF > to "0".

## 3.11.2 Operation

#### (1) Analog Reference Voltage

High analog reference voltage is applied to the VREFH pin, and low analog reference voltage is applied to the VREFL pin. The voltage between VREFH and VREFL is divided into 1024 increments using a string resistor. A/D conversion is based on comparing the analog input voltage with these reference voltage increments.

To turn the switch between VREFH and VREFL off, write "0" to the ADMOD1 < VREFON > bit. To start A/D conversion when the switch is off, first write "1" to < VREFON > . After that, wait at 3  $\mu$ s long enough to get the stabilized oscillation, write "1" to ADMOD0 < ADS > .

# (2) Selecting Analog Input Channels

The procedure for selecting analog input channels depends on the operating mode of the A/D converter.

- When analog input channel is used to fix (ADMOD0 < SCAN > = "0")

  To set ADMOD1 < ADCH2 to 0 >, selecting one channel from analog input pins AN0 to AN7.
- When analog input channel is used to scan (ADMOD0 < SCAN > = "1")
  To set ADMOD1 < ADCH2 to 0 > , selecting one channel from 8 scan mode.

Table 3.11 (1) shows the analog input channel selection each operating mode.

A reset initializes ADMOD0<SCAN> to "0" and ADMOD1<ADCH2 to 0> to "000", selecting pin AN0 for the A/D converter input.

The pins not used as analog input channels can be used as general-purpose input ports (P5).

<adch2 0="" to=""></adch2>	Fixed Channel	Channel Scan
CADCHZ 10 0 /	<scan> = 0</scan>	<scan> = 1</scan>
000	AN0	AN0
001	AN1	AN0→AN1
010	AN2	AN0→AN1→AN2
011	AN3	AN0→AN1→AN2→AN3
100	AN4	AN4
101	AN5	AN4→AN5
110	AN6	AN4→AN5→AN6
111	AN7	AN4→AN5→AN6→AN7

Table 3.11 (1) Analog Input Channel Selection

# (3) Starting A/D Conversion

A/D conversion starts when ADMOD0<ADS> to "1", or ADMOD1<ADTRGE> is set to "1" and the falling edge is input through  $\overline{ADTRG}$  pin.

When A/D conversion starts, A/D conversion busy flag ADMOD0 < ADBF > is set to "1", indicating A/D conversion is in progress.

Writing "1" to <ADS> while conversion is in progress restarts the conversion. Check the conversion result stored flag ADREGxxL<ADRxRF> to determine whether the A/D conversion data are valid at this time.

Inputting the falling edge to the ADTRG pin while conversion is in progress is invalid.

# (4) A/D Conversion Modes and Completion Interrupt

Follow the four A/D conversion modes are supported.

- Fixed channel single conversion mode
- Channel scan single conversion mode
- Fixed channel repeat conversion mode
- Channel scan repeat conversion mode

A/D conversion mode can selected by setting A/D Mode Control Register ADMOD0 <REPET, SCAN>. When A/D conversion end, A/D conversion completion interrupt INTAD request occurs. And the ADMOD0 <EOCF> flag is set to "1" to indicate that A/D conversion has completed.

## Fixed Channel Single Conversion Mode

Fixed channel single conversion mode can be specified by setting ADMOD0 <REPET, SCAN > to "00". In this mode, conversion of the specified single channel is executed once only. After conversion is completed, ADMOD0 < EOCF > is set to "1", ADMOD0 < ADBF > is cleared to "0" and occurs INTAD interrupt request.

## ② Channel Scan Single Conversion Mode

Channel scan single conversion mode can be specified by setting ADMOD0 < REPET, SCAN > to "01". In this mode, conversion of the specified channel are executed once only. After conversion is completed, ADMOD0 < EOCF > is set to "1", ADMOD0 < ADBF > is cleared to "0" and occurs INTAD interrupt request.

#### ③ Fixed Channel Repeat Conversion Mode

Fixed channel repeat conversion mode can be specified by setting ADMOD0 <REPET, SCAN > to "10". In this mode, conversion of the specified single channel is executed repeatedly. After conversion is completed, ADMOD0 <EOCF > is set to "1", ADMOD0 <ADBF > remains "1" not changed to "0". The timing of INTAD interrupt request can selected by setting of ADMOD0 <ITM0 >.

When <ITM0> is set to "0", interrupt request occurs after every conversion.

When <ITM0> is set to "1", interrupt request occurs after every fourth conversion.

# **4** Channel Scan Repeat Conversion Mode

Channel scan repeat conversion mode can be specified by setting ADMOD0 <REPET, SCAN > to "11". In this mode, specified channels are converted repeatedly. After every scan convert completion, ADMOD0 <EOCF > is set to "1" and INTAD interrupt request occurs. ADMOD0 <ADBF > remains "1", not changed to "0".

To stop the repeat conversion mode (③ and ④ modes), write "0" to ADMOD0<REPET>. After the current conversion is completed, repeat conversion mode is terminated, and ADMOD0<ADBF> is cleared to "0".

If the device enters the IDLE2, IDLE1 or STOP modes during A/D conversion, the conversion halt immediately. After the halt mode is released, A/D conversion restarts from the beginning in repeat conversion mode (③ and ④), it does not restart in single conversion mode (① and ②).

Table 3.11(2) shows the relations between A/D conversion modes and interrupt request.

Table 3.11 (2) Relation between A/D Conversion Modes and Interrupt Request

Mode	Interrupt Request Timing	ADMOD0 <itm0> <repet> <scan< th=""></scan<></repet></itm0>			
Fixed channel	rining	<111VIO >	\KLFL1>	<3CAN >	
single conversion mode	After conversion	Х	0	0	
Channel scan single conversion mode	After conversion	х	0	1	
Fixed channel repeat conversion mode (Every conversion)	After every conversion	0	1	0	
Fixed channel repeat conversion mode (Every fourth conversion)	After every fourth conversion	1	'	· ·	
Channel scan repeat conversion mode	After every scan conversion	х	1	1	

X: Don't Care

#### (5) A/D Conversion Time

140 states (14  $\mu$ s at fc = 20 MHz) are required for A/D conversion of one channel.

# (6) Storing and Reading the A/D Conversion Result

A/D conversion results are stored in A/D conversion result registers high/low (ADREG04H/L to ADREG37H/L). These registers are read only.

In fixed channel repeat conversion mode, A/D conversion results are stored in order from ADREG04H/L to ADREG37H/L. Except in this mode, A/D conversion results for channel AN0 and AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7 are stored severally ADREG04H/L, ADREG15H/L, ADREG26H/L, ADREG37H/L.

Table 3.11 (3) shows correspondence between analog input channels and A/D conversion result registers.

Table 3.11 (3) Correspondence Between Analog Input Channels and A/D Conversion Result Registers

	A/D Conversion Result Registers				
Analog Input	Conversion Modes	Fixed Channel Repeat			
Channel (port 5)	Except Right	Conversion Mode (Every fourth conversion)			
	, 3	(Every lourur conversion)			
AN0	ADREG04H/L	ADRECOALLY			
AN1	ADREG15H/L	ADREG04H/L ←			
AN2	ADREG26H/L	ADREG15H/L			
AN3	ADREG37H/L	J.			
AN4	ADREG04H/L	ADREG26H/L			
AN5	ADREG15H/L	↓			
AN6	ADREG26H/L	ADREG37H/L——			
AN7	ADREG37H/L				

A/D conversion result registers bit "0" is A/D conversion result stored flag <ADRxRF>. The flag shows that whether those registers are read or not. When A/D conversion results are stored in those registers (ADREGxH or ADREGxL), this flag is set to "1". When each register is read, this flag is cleared to "0", and A/D conversion end flag ADMOD0<EOCF> is also cleared to "0".

**TOSHIBA** 

# Setting example:

① This example converts the analog input voltage at the AN3 pin. The INTAD interrupt routine writes the result to memory address 0800H.

## Main routine setting:

```
7 6 5 4 3 2 1 0
```

```
      INTE0AD ← 0 0 0 0 1 1 0 0
      Enables INTAD and sets level 4.

      ADMOD1 ← 1 X X X 0 0 1 1
      Sets analog input channel to AN3.

      ADMOD0 ← X X 0 0 0 0 1
      Starts A/D conversion in fixed channel single conversion mode.
```

#### Example of interrupt routine processing:

```
WA ← ADREG37 Reads ADREG37L and ADREG37H values and writes them to WA (16 bits).

WA >> 6 Shifts right WA six times and zero-fills the upper bits.

(0800H) ← WA Writes contents of WA to memory address 0800H.
```

② This example repeatedly converts the analog input voltages at pins AN0 to AN2, using channel scan repeat conversion mode.

```
      INTEOAD ← 0 0 0 0 1 0 0 0
      Disables INTAD.

      ADMOD1 ← 1 X X X 0 0 1 0
      Sets AN0 to AN2 as analog input channels.

      ADMOD0 ← X X 0 0 0 1 1 1 1
      Starts A/D conversion in channel scan repeat conversion mode.

      (Note) X: Don't care -: no change
```

# 3.12 Watchdog Timer (Runaway Detecting Timer)

TMP93CS44 / S45 contain a watchdog timer of Runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

This watchdog timer consists of 7-stage and 15-stage binary counters.

These binary counters are also used as a warm-up timer for the internal oscillator stabilization. This is used for releasing the STOP and before changing system clock.

## 3.12.1 Configuration

Figure 3.12 (1) shows the block diagram of the watchdog timer (WDT).




Figure 3.12 (1) Block Diagram of Watchdog Timer / Warm-up Timer

The watchdog timer consists of 7-stage and 15-stage binary counters which use System clock ( $f_{SYS}$ ) as the input clock. The 15-stage binary counter has  $f_{SYS}/2^{15}$ ,  $f_{SYS}/2^{17}$ ,  $f_{SYS}/2^{19}$  and  $f_{SYS}/2^{21}$  output. Selecting one of the outputs with the WDMOD<WDTP1, 0 > register generates a watchdog interrupt and outputs watchdog timer out when an overflow occurs. The binary counter for the watchdog timer should be cleared to "0" with runaway detecting result software (instruction) before an interrupt occurs.

#### (Example)

LDW (WDMOD), B100H; disable

LD (WDCR), 4EH; write clear code SET 7, (WDMOD); enable again

The runaway detecting result can also be connected to the reset pin internally. In this case, the watchdog timer resets itself.




Figure 3.12 (2) Normal Mode




Figure 3.12 (3) Reset Mode

For warm-up counter,  $2^7$  and  $2^9$  output of 15-stage binary counter can be selected using WDMOD<WARM> register. When a stable-external oscillator is used, shorter warm-up time is available using T45CR<QCU> register. When <QCU>=1, counting value  $2^7$  is selected.

When the watchdog timer is in operation, this shorter warm-up time function cannot be available. This function can be available by setting <QCU>=0.

# 3.12.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog Timer Mode Register (WDMOD)
  - ① Setting the detecting time of watchdog timer <WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD<WDTP1, 0>=00 when reset.

The defecting time of WDT is shown Table 3.12. (1).

2 Watchdog timer enable/disable control register < WDTE >

When reset, WDMOD < WDTE > is initialized to "1" enable the watchdog timer.

To disable, it is necessary to set this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway. However, it is possible to return from the disable state to enable state by merely setting <WDTE> to "1".

③ Watchdog timer out reset connection < RESCR >

This register is used to connect the output of the watchdog timer with  $\overline{\text{RESET}}$  terminal, internally. Since WDMOD<RESCR>is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear of binary counter the watchdog timer function.

• Disable control

By writting the disable code (B1H) in this WDCR register after clearing WDMOD<WDTE> to "0", the watchdog timer can be disabled.

```
WDMOD \leftarrow 0 - - - - - X X Clear WDMOD < WDTE > to "0". WDCR \leftarrow 1 0 1 1 0 0 0 1 Write the disable code (B1H).
```


• Enable control

Set WDMOD<WDTE>to "1".

• Watchdog timer clear control


The binary counter can be cleared and resume counting by writing clear code (4EH) into the WDCR register.

WDCR  $\leftarrow$  0 1 0 0 1 1 1 0 Write the clear code (4EH).



Note: When the watchdog timer is in opelation, T45CR < QCU > set to "0".

Figure 3.12 (4) Watchdog Timer Mode Register



(Note) When the watchdog timer is in operation, T45CR < QCU > is set to "0".

Figure 3.12 (5) Watchdog Timer Control Register

Table 3.12 (1) Watchdog Timer Detecting Time

at fc = 20 MHz, fs = 32.768 kHz

System clock		'	Natchdog Timer	Detecting Time						
selection	Gear value		WDMOD <wdtp1,0></wdtp1,0>							
<sysck></sysck>		00	01	10	11					
1 (fs)	XXX (Don't care)	2.000 s	8.000 s	32.000 s	128.000 s					
	000 (fc)	3.277 ms	13.107 ms	52.429 ms	209.715 ms					
	001 ( <sup>fc</sup> / <sub>2</sub> )	6.554 ms	26.214 ms	104.858 ms	419.430 ms					
0 (fc)	010 ( <sup>fc</sup> / <sub>4</sub> )	13.107 ms	52.429 ms	209.715 ms	838.861 ms					
	011 ( <sup>fc</sup> /8)	26.214 ms	104.858 ms	419.430 ms	1.678 s					
	100 ( <sup>fc</sup> / <sub>16</sub> )	52.429 ms	209.715 ms	838.861 ms	3.355 s					

#### 3.12.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set in the WDMOD < WDTP1, 0>. The watchdog timer must be zero-cleared by software before an INTWD interrupt is generated. If the CPU malfunctions (runaway) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter overflows and an INTWD interrupt is generated. The CPU detects malfunction (runaway) due to the INTWD Interrupt and it is possible to return to normal operation by an anti-mulfunction program. By connecting the watchdog timer out pin to peripheral devices' resets, a CPU malfunction can also be acknowledged to other devices.

The watchdog timer restarts operation immediately after resetting is released.

The watchdog timer stops its operation in the IDLE1 and STOP modes. In the RUN mode, the watchdog timer is enabled.

However, the function can be disabled when entering the RUN, IDLE2 mode.

Example: ① Clear the binary counter

```
WDCR \leftarrow 0 1 0 0 1 1 1 0 Write clear code (4EH).
```

② Set the watchdog timer detecting time to 217 / fsys

$$WDMOD \leftarrow 1 \ 0 \ 1 \ - \ - \ X \ X$$

3 Disable the watchdog timer.

```
WDMOD \leftarrow 0 - - - - - X X Clear WDTE to "0".
WDCR \leftarrow 1 0 1 1 0 0 0 1 Write disable code (B1H).
```

4 Set IDLE1 mode.

5 Set the STOP mode (warming up time: 216/fsys)

```
WDMOD ← - - - 1 0 1 X X Set the STOP mode.
Executes HALT command. Execute HALT instruction. Set the HALT mode.
```

Note: X; Don't care -; no change

#### 4. ELECTRICAL CHARACTERISTICS

# 4.1 Absolute Maximum Ratings (TMP93CS44F, TMP93CS45F)

"X" used in an expression shows a cycle of clock fppH selected by SYSCR1 < SYSCK >. If a clock gear or a low speed oscillator is selected, a value of "X" is different. The value as an example is calculated at fc, gear = 1/fc (SYSCR1 < SYSCK, GEAR 2 to 0 > = "0000").

Symbol	Parameter	Rating	Unit
Vcc	Power Supply Voltage	– 0.5 to 6.5	V
V <sub>IN</sub>	Input Voltage	– 0.5 to Vcc + 0.5	V
I <sub>OL1</sub>	Output current (Per 1 pin) P7	20	mA
I <sub>OL2</sub>	Output current (Per 1 pin) except P7	2	mA
Σ l <sub>OL1</sub>	Output Current (P7 total)	80	mA
Σl <sub>OL</sub>	Output Current (total)	120	mA
Σloh	Output Current (total)	- 80	mA
P <sub>D</sub>	Power Dissipation (Ta = 85 $^{\circ}$ C)	350	mW
T <sub>SOLDER</sub>	Soldering Temperature (10 s)	260	င
T <sub>STG</sub>	Storage Temperature	– 65 to 150	°C
T <sub>OPR</sub>	Operating Temperature	– 40 to 85	°C

### 4.2 DC Characteristics (1/2)

 $Ta = -40 \text{ to } 85^{\circ}C$ 

Symbol		Parameter	Min.	Typ. (Note1)	Max.	Unit	Condition
Vcc	Pow	er Supply Voltage	4.5 2.7		5.5	٧	fc = 4 to 20 MHz fs = 30 to fc = 4 to 12.5 MHz 34 kHz
V <sub>IL</sub>	age	AD0 to 15			0.8 0.6		Vcc ≥ 4.5V Vcc < 4.5V
V <sub>IL1</sub>	nput Volt	Port2 to 7 (except P35) RESET, NMI, INTO	-0.3		0.3Vcc 0.25Vcc		
V <sub>IL3</sub>	Low	EA, AM8/16			0.3 0.2Vcc		Vcc = 2.7 to 5.5V
V <sub>IL4</sub> V <sub>IH</sub>	ag e	AD0 to 15	2.2		0.2000		Vcc ≥ 4.5V Vcc < 4.5V
V <sub>IH1</sub>	nput Volt	Port2 to 7 (except P35) RESET, NMI, INTO	0.7Vcc 0.75Vcc		Vcc + 0.3	\ \	VCC \ 4.3V
V <sub>IH3</sub> V <sub>IH4</sub>	lr High	EA, AM8/16 X1	Vcc – 0.3				Vcc = 2.7 to 5.5V
V <sub>OL</sub>		out Low Voltage	0.8766		0.45		I <sub>OL</sub> = 1.6 mA (Vcc = 2.7 to 5.5V)
I <sub>OL7</sub>	Out	out Low current (P7)	16 7			mA	$V_{OL} = 1.0V$ $\frac{(Vcc = 5V \pm 10 \%)}{(Vcc = 3V \pm 10 \%)}$
V <sub>OH1</sub>	Out	out High Voltage	2.4			V	$I_{OH} = -400 \mu\text{A}$ (Vcc = 3V ± 10%)
V <sub>OH2</sub>	Jour	out nigh voltage	4.2			v	$I_{OH} = -400 \mu A$ (Vcc = 5V ± 10%)


Note 1: Typical values are for Ta = 25 °C and  $V_{CC} = 5$  V unless otherwise noted.

### 4.2 DC Characteristics (2/2)

Symbol	Parameter	Min	Typ.(Note1)	Max	Unit	Condition
I <sub>DAR</sub> (Note2)	Darlington Drive Current (8 Output Pins max.)	-1.0		- 3.5	mA	$V_{EXT} = 1.5 \text{ V}$ $R_{EXT} = 1.1 \text{ k}\Omega$ (Vcc = 5 V ± 10 % only)
ILI	Input Leakage Current		0.02	± 5		$0.0 \le V_{IN} \le V_{CC}$
I <sub>LO</sub>	Output Leakage Current		0.05	± 10	$\mu$ A	$0.2 \le V_{IN} \le V_{CC} - 0.2$
V <sub>STOP</sub>	Power Down Voltage (at STOP, RAM Back up)	2.0		6.0	٧	V <sub>IL2</sub> = 0.2 Vcc, V <sub>IH2</sub> = 0.8 Vcc
		45		130		Vcc = 5.5 V
D <sub>DU</sub>	Pull Up Resistance	50		160	$\mathbf{k}_{\Omega}$	Vcc = 4.5 V
R <sub>PU</sub>	ruii op kesistance	70	1	280	K22	Vcc = 3.3 V
		90		400		Vcc = 2.7 V
C <sub>IO</sub>	Pin Capacitance			10	рF	fc = 1 MHz
V <sub>TH</sub>	Schmitt Width RESET, NMI, INTO	0.4	1.0		V	
lcc	NORMAL (Note3)		19	25		Vcc = 5 V ± 10 %
	RUN		17	25		fc = 20 MHz
	IDLE2		12	17		
	IDLE1		3.5	5	mA	
	NORMAL (Note3)		6.5	10	]''''	Vcc = 3 V ± 10 %
	RUN		5.0	9		fc = 12.5 MHz (Typ. : Vcc = 3.0 V)
	IDLE2		4.5	6.5		(Typ Vcc = 3.0 V)
	IDLE1		0.8	1.5	1	
	SLOW (Note3)		20	45		Vcc = 3 V ± 10 %
	RUN		16	40	1	fs = 32.768 kHz (Typ. : Vcc = 3.0 V)
	IDLE2		15	25	$\mu A$	(Typ vcc = 3.0 v)
	IDLE1		5	15		
	STOP			10		Ta ≤ 50 °C Vcc =
			] 0.2	20	$\mu$ A	Ta ≤ 70 °C 2.7 V
				50		Ta ≦ 85 °C to 5.5 V

- Note 1: Typical values are for Ta = 25 °C and  $V_{CC} = 5$  V unless otherwise noted.
- Note 2: IDAR is guranteed for total of up to 8 ports.
- Note 3: I<sub>CC</sub> measurement conditions (NORMAL, SLOW).
  Only CPU is operational; output pins are open and input pins are fixed.

### (Reference) Definition of IDAR



### 4.3 AC Characteristics

(1)  $Vcc = 5 V \pm 10 \%$ 

No	Symbol	Parameter	Vari	able	16 N	ЛHz	20 N	ЛHz	Unit
NO.	Symbol	rarameter	Min	Max	Min	Max	Min	Max	Onit
1	tosc	Osc. Period ( = x)	50	31250	62.5		50		ns
2	tclk	CLK width	2x – 40		85		60		ns
3	t <sub>AK</sub>	A0 to 23 Valid→CLK Hold	0.5x - 20		11		5		ns
4	t <sub>KA</sub>	CLK Valid→A0 to 23 Hold	1.5x – 70		24		5		ns
5	t <sub>AL</sub>	A0 to 15 Valid→ ALE fall	0.5x - 15		16		10		ns
6	t <sub>LA</sub>	ALE fall → A0 to 15 Hold	0.5x - 20		11		5		ns
7	t <sub>LL</sub>	ALE High width	x – 40		23		10		ns
8	t <sub>LC</sub>	ALE fall → RD/WR fall	0.5x - 25		6		0		ns
9	t <sub>CL</sub>	RD/WR rise→ ALE rise	0.5x <b>–</b> 20		11		5		ns
10	t <sub>ACL</sub>	A0 to 15 Valid→RD/WR fall	x – 25		38		25		ns
11	t <sub>ACH</sub>	A0 to 23 Valid→RD/WR fall	1.5x - 50		44		25		ns
12	t <sub>CA</sub>	RD/WR rise→ A0 to 23 Hold	0.5x - 25		6		0		ns
13	t <sub>ADL</sub>	A0 to 15 Valid → D0 to 15 input		3.0x – 55		133		95	ns
14	t <sub>ADH</sub>	A0 to 23 Valid→ D0 to 15 input		3.5x – 65		154		110	ns
15	t <sub>RD</sub>	RDfall → D0 to 15 input		2.0x – 60		65		40	ns
16	t <sub>RR</sub>	RD Low pulse width	2.0x - 40		85		60		ns
17	t <sub>HR</sub>	RDrise→ D0 to 15 Hold	0		0		0		ns
18	t <sub>RAE</sub>	RDrise→ A0 to 15output	x – 15		48		35		ns
19	t <sub>WW</sub>	WR Low pulse width	2.0x - 40		85		60		ns
20	t <sub>DW</sub>	D0 to 15 Valid→ WR rise	2.0x - 55		70		45		ns
21	t <sub>WD</sub>	WR rise →D0 to 15 Hold	0.5x - 15		16		10		ns
22	t <sub>AWH</sub>	A0 to 23 Valid $\rightarrow \overline{WAIT}$ input $\binom{1 \text{ WAIT}}{+ \text{ n mode}}$		3.5x - 90		129		85	ns
23	t <sub>AWL</sub>	A0 to 15 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1 \text{ WAIT}}{+ \text{ n mode}}$		3.0x – 80		108		70	ns
24	tcw	RD/WR fall→WAIT Hold (1WAIT + n mode)	2.0x + 0		125		100		ns
25	t <sub>APH</sub>	A0 to 23 Valid→ PORT input		2.5x – 120		36		5	ns
26		A0 to 23 Valid→ PORT Hold	2.5x + 50		206		175		ns
27	t <sub>CP</sub>	WR rise→ PORT Valid		200		200		200	ns

### **AC Measuring Conditions**

• Output Level : High 2.2 V / Low 0.8 V , CL = 50 pF

(However CL = 100 pF for AD0 to AD15, A0 to A23, ALE,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{HWR}}$ , CLK)

• Input Level : High 2.4 V / Low 0.45 V (AD0 to AD15)

High 0.8 Vcc / Low 0.2 Vcc (Except for AD0 to AD15)

TOSHIBA TMP93CS44/TMP93CS45

#### (2) $Vcc = 3 V \pm 10 \%$


No	Symbol	Parameter	Vari	able	12.5	MHz	Unit
INO.	Зуппьог	rarameter	Min	Max	Min	Max	Ullit
1	tosc	Osc. Period (=x)	80	31250	80		ns
2	t <sub>CLK</sub>	CLK width	2x – 40		120		ns
	$t_{AK}$	A0 to 23 Valid→CLK Hold	0.5x - 30		10		ns
	$t_{KA}$	CLK Valid→ A0 to 23 Hold	1.5x – 80		40		ns
5	$t_{AL}$	A0 to 15 Valid→ ALE fall	0.5x – 35		5		ns
6	$t_LA$	ALE fall → A0 to 15 Hold	0.5x - 35		5		ns
7	$t_LL$	ALE High width	x – 60		20		ns
	$t_{LC}$	ALE fall→RD/WR fall	0.5x - 35		5		ns
9	$t_{CL}$	RD/WR rise→ ALE rise	0.5x - 40		0		ns
10	$t_{ACL}$	A0 to 15 Valid→RD/WR fall	x – 50		30		ns
11	t <sub>ACH</sub>	A0 to 23 Valid→RD/WR fall	1.5x – 50		70		ns
12	$t_{CA}$	RD/WR rise→ A0 to 23 Hold	0.5x - 40		0		ns
13	$t_{ADL}$	A0 to 15 Valid $\rightarrow$ D0 to 15 input		3.0x – 110		130	ns
14	$t_{ADH}$	A0 to 23 Valid $\rightarrow$ D0 to 15 input		3.5x – 125		155	ns
	$t_{RD}$	RDfall → D0 to 15 input		2.0x – 115		45	ns
16	$t_{RR}$	RD Low pulse width	2.0x - 40		120		ns
	$t_{HR}$	RDrise→ D0 to 15 Hold	0		0		ns
	t <sub>RAE</sub>	RDrise→ A0 to 15output	x – 25		55		ns
19	t <sub>WW</sub>	WR Low pulse width	2.0x - 40		120		ns
20	$t_{DW}$	D0 to 15 Valid→WRrise	2.0x - 120		40		ns
21	$t_{WD}$	WR rise →D0 to 15 Hold	0.5x - 40		0		ns
	t <sub>AWH</sub>	A0 to 23 Valid $\rightarrow \overline{WAIT}$ input $\binom{1 \text{ WAIT}}{+ \text{ n mode}}$		3.5x - 130		150	ns
23	$t_{AWL}$	A0 to 15 Valid $\rightarrow \overline{\text{WAIT}} \text{ input } \begin{pmatrix} 1 \text{ WAIT} \\ + \text{ n mode} \end{pmatrix}$		3.0x – 100		140	ns
24	t <sub>CW</sub>	RD/WR fall→WAIT Hold (1WAIT +n mode)	2.0x + 0		160		ns
25	$t_{APH}$	A0 to 23 Valid→ PORT input		2.5x - 120		80	ns
26	t <sub>APH2</sub>	A0 to 23 Valid→ PORT Hold	2.5x + 50		250		ns
27	t <sub>CP</sub>	WR rise→ PORT Valid		200		200	ns

## **AC Measuring Conditions**


• Output Level : High  $0.7 \times V_{CC}$  /Low  $0.3 \times V_{CC}$  , CL = 50 pF

• Input Level : High 0.9 × V<sub>CC</sub> /Low 0.1 × V<sub>CC</sub>

### (1) Read Cycle



### (2) Write Cycle



#### **Serial Channel Timing** 4.4

#### I/O Interface Mode

#### ① SCLK Input Mode

Symbol	Parameter	Variable		(Note) 32.768 MHz		12.5 MHz		20 MHz		Unit
Byllibol	raranietei	Min	Max	Min	Max	Min	Max	Min	Max	Offic
t <sub>SCY</sub>	SCLK cycle	16X		488 μs		1.28		0.8		μS
LOSS	Output Data → falling edge of SCLK	ι <sub>SCY</sub> /2 – 5X – 50		91.5 <i>μ</i> s		190		100		ns
t <sub>OHS</sub>	SCLK rising / falling edge → Output Data hold	5X – 100		152 <i>μ</i> s		300		150		ns
t <sub>HSR</sub>	SCLK rising / falling edge → Input Data hold	0		0		0		0		ns
t <sub>SRD</sub>	SCLK rising / falling edge → effective data input		t <sub>SCY</sub> – 5X – 100		336 µs		780		450	ns

Note 1: When fs is used as system clock or fs divided by 4 is used as input clock to prescaler.


Note 2: SCLK rising/falling timing; SCLK rising in the rising mode of SCLK,

SCLK falling in the falling mode of SCLK.

#### **② SCLK Output Mode**

Symbol	Parameter	Variable		32.768 MHz		12.5 MHz		20 MHz		Unit
Symbol	raiametei	Min	Max	Min	Max	Min	Max	Min	Max	OTHE
t <sub>SCY</sub>	SCLK cycle (Programmable)	16X	8192X	488 μs	250 ms	1.28	865.36	0.8	409.6	μS
toss	Output Data → SCLK rising edge	t <sub>SCY</sub> – 2X – 150		427 μs		970		550		ns
tons	SCLK rising edge → Output Data hold	2X – 80		60 <i>μ</i> s		80		20		ns
t <sub>HSR</sub>	SCLK rising edge→Input Data hold	0		0		0		0		ns
t <sub>SRD</sub>	SCLK rising edge→effective Data input		t <sub>SCY</sub> – 2X – 150		428 μs		970		550	ns

When fs is used as system clock or fs divided by 4 is used as input clock to prescaler. Note:



### (2) UART Mode (SCLKO, 1 are external input)

Symbol	Parameter	Variable		32.768 kHz <sup>(Note)</sup>		12.5 MHz		20 MHz		Unit
Symbol	Farameter	Min	Max	Min	Max	Min	Max	Min	Max	o ii
t <sub>SCY</sub>	SCLK cycle	4x + 20		122 <i>μ</i> s		340		220		ns
t <sub>SCYL</sub>	SCLK Low level pulse width	2x + 5		6 μs		165		105		ns
t <sub>SCYH</sub>	SCLK High level pulse width	2x + 5		6 μs	·	165		105		ns

Note: When fs is used as system clock or fs divided by 4 is used as input clock to prescaler.

#### 4.5 A/D Conversion Characteristics

 $AV_{CC} = V_{CC}$ ,  $AV_{SS} = V_{SS}$ 

Symbol	Parameter	Power Supply	Min	Тур	Max	Unit
VREFH	Analas reference veltore ( , )	V <sub>CC</sub> = 5V ± 10 %	V <sub>CC</sub> – 0.2 V	V <sub>CC</sub>	V <sub>CC</sub>	
VKEFH	Analog reference voltage ( + )	V <sub>CC</sub> = 3V ± 10 %	V <sub>CC</sub> – 0.2 V	V <sub>CC</sub>	V <sub>CC</sub>	
VREFL	Analog reference voltage ( – )	V <sub>CC</sub> = 5V ± 10 %	$V_{SS}$	$V_{SS}$	V <sub>SS</sub> + 0.2 V	V
VKEFL	Analog reference voltage ( – )	V <sub>CC</sub> = 3V ± 10 %	$V_{SS}$	$V_{SS}$	V <sub>SS</sub> + 0.2 V	
$V_{AIN}$	Analog input voltage range		VREFL		VREFH	
	Analog current for analog reference voltage	V <sub>CC</sub> = 5V ± 10 %		0.5	1.5	mA
$I_{REF}$ $(V_{REFL} = 0 V)$	<pre><vrefon> = 1</vrefon></pre>	V <sub>CC</sub> = 3V ± 10 %		0.3	0.9	IIIA
(VKEFL - OV)	<vrefon> = 0</vrefon>	$V_{CC} = 2.7 \text{ to } 5.5 \text{V}$		0.02	5.0	μA
	Error (except quantization	V <sub>CC</sub> = 5V ± 10 %		± 1.0	± 3.0	- LSB
_	errors)	V <sub>CC</sub> = 3V ± 10 %		± 1.0	± 5.0	LJB

Note 1:  $1LSB = (VREFH - VREFL) / 2^{10} [V]$ 

Note 2: The operation above is guaranteed for  $f_{FPH} \ge 4$  MHz.

Note 3: The value ICC includes the current which flows through the AVCC pin.

### 4.6 Event Counter Input Clock (external input clock: TI0, TI4, TI5, TI6, TI7)

Symbol	Parameter	Varia	12.5 MHz		20 MHz		Unit	
Symbol	rarameter	Min	Max	Min	Max	Min	Max	Onit
t <sub>VCK</sub>	Clock Cycle	8X + 100		740		500		ns
t <sub>VCKL</sub>	Low level clock Pulse width	4X + 40		360		240		ns
t <sub>VCKH</sub>	High level clock Pulse width	4X + 40		360		240		ns

#### 4.7 Interrupt and Capture Operation

### (1) NMI, INTO Interrupts

Cumphal	S. mah al		Variable		12.5 MHz		20 MHz		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	
t <sub>INTAL</sub>	NMI, INTO Low level Pulse width	4X		320		200		ns	
t <sub>INTAH</sub>	NMI, INTO High level Pulse width	4X		320		200		ns	

### (2) INT1, 4 to 7 Interrupts and Capture


Symbol	Danamatan	Vari	able	12.5	MHz	20 N	Unit	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>INTBL</sub>	INT1, INT4 to INT7 Low level Pulse width	4X + 100		420		300		ns
t <sub>INTBH</sub>	INT1, INT4 to INT7 High level Pulse width	4X + 100		420		300		ns

## 4.8 Serial Bus Interface Timing

#### (1) I<sup>2</sup>C Bus Mode

Constant	Barranatan		Variable		11-54
Symbol	Parameter	Min	Тур	Max	Unit
t <sub>GSTA</sub>	START command → SDA fall	3X			s
t <sub>HD</sub> :STA	Hold time START condition	2 <sup>n</sup> X			s
t <sub>LOW</sub>	SCL Low level pulse width	2 <sup>n</sup> X			s
t <sub>HIGH</sub>	SCL High level pulse width	2°X + 12X			S
t <sub>HD</sub> : <sub>IDAT</sub>	Data hold time (input)	0			ns
t <sub>SU</sub> : <sub>IDAT</sub>	Data set-up time (input)	250			ns
t <sub>HD</sub> : <sub>ODAT</sub>	Data hold time (output)	7X		11X	S
t <sub>ODAT</sub>	Data output → SCL Rising edge		2 <sup>n</sup> X - t <sub>HD</sub> : <sub>ODAT</sub>		S
t <sub>FSDA</sub>	STOP command → SDA fall	3X			S
t <sub>FDRC</sub>	SDA Falling edge → SCL Rising edge	2 <sup>n</sup> X			S
t <sub>SU</sub> : <sub>STO</sub>	Set-up time STOP condition	2°X + 16X			S

Note: "n" value is set by SBICR1 < SCK2 to 0>




### (2) Clocked-synchronous 8-bit SIO Mode

## ① SCK Input Mode

C. mala al	Donomoston	Vari	able	l lm:4
Symbol	Parameter	Min	Max	Unit
t <sub>SCY2</sub>	SCK cycle	25X		s
ι <sub>OHS2</sub>	SCK falling edge → Output data hold	6X		S
t <sub>OSS2</sub>	Output data → SCK rising edge	t <sub>SCY2</sub> – 6X		s
t <sub>HSR2</sub>	SCK rising edge→Input data hold	6X		ns
t <sub>ISS2</sub>	Input data→SCK rising edge	0		ns

## ② SCK Output Mode

Cala al	Dame we at an	Vari	able	11
Symbol	Parameter	Min	Max	Unit
t <sub>SCY2</sub>	SCK cycle	2⁵X	2 <sup>11</sup> X	s
t <sub>OHS2</sub>	SCK falling edge → Output data hold	2X		s
t <sub>OSS2</sub>	Output data→SCK rising edge	t <sub>SCY2</sub> – 2X		s
t <sub>HSR2</sub>	SCK rising edge→Input data hold	2X		s
t <sub>ISS2</sub>	Input data→SCK rising edge	0		ns



#### 5. TABLE OF SPECIAL FUNCTION REGISTERS

(SFR; Special Function Register)

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 128-bytes addresses from 000000H to 00007FH.

- (1) I/O Port
- (2) I/O Port Control
- (3) Clock Control
- (4) Interrupt Control
- (5) Chip Select / Wait Control
- (6) Timer Control
- (7) Serial Channel Control
- (8) Serial Bus Interface Control
- (9) Watchdog Timer Control
- (10) A/D Converter Control

#### Configuration of the table

Symbol	Name	Address	7	6	7[	1		0	
					$\int$		-		→bit Symbol
					$/\!/$		-		→Read / Write
					7		- :		→Initial value after reset
					7/				→ Remarks

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these registers.

(Example) When setting only bit 0 of register P0CR, "SET 0, (0002H)" cannot be used. The LD (transfer) instruction must be used to write all eight bits.

**ADDRESS** NAME ADDRESS NAME **ADDRESS** NAME **ADDRESS** NAME 000000H P0 20H TRUN 40H TREG6L 60H ADREG04L 1H P1 21H (Reserved) 41H TREG6H 61H ADREG04H 2H POCR 22H TREGO 42H TREG7L 62H ADREG15L 63H ADREG15H 3H (Reserved) 23H TREG1 43H TREG7H 4H P1CR 24H T10MOD 44H CAP3L 64H ADREG26L 5H P1FC 25H TFFCR 45H CAP3H 65H ADREG26H 6H P2 26H TREG2 46H CAP4L 66H ADREG37L 47H CAP4H 67H ADREG37H 7H P3 27H TREG3 8H P2CR 28H T32MOD 48H T5MOD 68H WAITCO 29H TRDC 49H T5FFCR 9H P2FC 69H WAITC1 AH P3CR 2AH 4AH (Reserved) 6AH WAITC2 BH P3FC 2BH 4BH SBICR1 6BH (Reserved) CH P4 2CH 4CH SBIDBR 6CH (Reserved) ≻(Reserved) DH P5 2DH 4DH I2CAR 6DH CKOCR EH P4CR 2EH 4EH SBICR2 6EH SYSCRO 6FH SYSCR1 4FH SBICR3 FH (Reserved) 2FH 50H SCOBUF 10H P4FC 30H TREG4L 70H INTEOAD 11H (Reserved) 31H TREG4H 51H SCOCR 71H INTE45 12H P6 32H TREG5L 52H SCOMOD 72H INTE67 13H P7 33H TREG5H 53H BROCR 73H INTET10 14H | P6CR 34H CAP1L 54H SC1BUF 74H INTET32 15H P7CR 55H SC1CR 35H CAP1H 75H INTET54 16H P6FC 36H CAP2L 56H SC1MOD 76H INTET76 17H 37H CAP2H 57H BR1CR 77H INTEO54 18H 38H T4MOD 58H ODE 78H INTESO 19H 39H T4FFCR 59H 79H INTES1 3AH T45CR 7AH INTE1S2 1AH 5AH (Reserved) 1BH 5BH 7BH IIMC (Reserved) 3BH 7CH DMA0V 1CH 3CH 5CH WDMOD 5DH WDCR 7DH DMA1V 1DH 3DH (Reserved) 7EH DMA2V 1EH 5EH ADMODO 3EH 7FH DMA3V 1FH 3FH 5FH ADMOD1

Table 5. I/O register address map

Note: Do not access addresses which do not have register names allocated.

### (1) I/O Port

Symbol	Name	Address	7	. 6	5	4		3	2	:	1		0
			P07	P06	P05	P04		P03	P02		P01		P00
P0	PORT0	00H					R/W						
						Un	derfir	ned					
						Inp	ut mo	ode					
			P17	P16	P15	P14		P13	P12		P11		P10
P1	PORT1	01H					R/W						
			0	. 0	0	0		0	. 0		0		0
				-	<del>.</del>		ut mo						
			P27	P26	P25	P24		P23	P22	<u>:</u>	P21		P20
P2	PORT2	06H		R/W									
		(Prohibit	1	<u>: 1</u>	1	<u>: 1</u>	<u>:</u>	1	1	<u>:</u>	1	<u>:</u>	1
		RMW*)			:		ut mo		:			: .	
		<b> </b>			P35	P34		P33	. P32		P31	: 1	P30(note1)
P3	PORT3	07H			<u>:</u>				<u>/W</u>	•			4
		(Prohibit			1 1	<u> </u>		1	: 1		1		1
		RMW*)	P47	. P46	Inpu P45	t mode P44	-:	P43	. P42	÷	Outj P41	out n	node P40
P4	PORT4	OCH	P47	: P40	; P45	: P44	- : 	P43	<u>: P4Z</u>		P41		P40
P4	POR14	(Prohibit	1	1	1	1	R/W	1	1	- :	1	:	1
		RMW*)	ı	: '	<u>: '</u>	•			: '	- :		<u>:</u>	ı
		KIVIVV )	P57	. P56	P55	P54	ut mo	P53	. P52	•	P51	;	P50
P5	PORT5	ODH	F37	;	; F33	; F34	R	F 33	; F3Z		ГЭТ		F30
	101113	°5''				lon	out mo						
			P67		P65	P64	:	P63	. P62	•	P61	:	P60
P6	PORT6	12H	107	. 100	. 103	. 107	R/W	103	: 102	<u> </u>	101	<u> </u>	100
		(Prohibit	1	1	1	1	1000	1	1	- :	1	- :	1
		RMW*)	Outr	out mode				Input	t mode				
			P77	P76	P75	P74		P73	P72		P71	- ;	P70
P7	PORT7	13H					R/W		· · · · <del>-</del>	•		•	
		(Prohibit	1	1	1	1		1	1	- ;	1	- :	1
		RMW*)		•		nn	ut mo	ode	•	•		•	

Note1: When P30 pin is defined as  $\overline{RD}$  signal output mode (P30F=1), clearing the output latch register P30 to "0" outputs the  $\overline{RD}$  strobe from P30 pin for PSRAM, even when the internal address is accessed. If the output latch register P30 remains "1", the  $\overline{RD}$  strobe is output only when the external address is accessed.

Note2: Port66, 67 is also used as XT1, XT2. Therefore these pins are open drain output type.

#### Read/Write

R/W ; Either read or write is possible

R ; Only read is possible W ; Only write is possible

Prohibit RMW ; Prohibit Read Modify Write. (Prohibit RES / SET / TSET / CHG / STCF /

ANDCF / ORCF / XORCF Instruction)

Prohibit RMW\*; Read-modify-write is prohibited when controlling the PU resistor.

### (2) I/O Port Control

Symbol	Name	Address	7	. 6	5	4	3	2	: 1	. 0
Symbol	Ivanic	Addiess	, P07C	P06C	P05C	P04C	P03C	P02C	. P01C	POOC
P0CR	PORT0	02H			•		W			
	Control	(Prohibit	0	. 0	. 0	0	0	. 0	: 0	: 0
		RMW)		0:IN 1:	OUT (When e	external acc	ess, set as AD	7-0 and clear	ed to "0".)	
		, , , ,	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
P1CR	PORT1	04H	_				W			
	Control	(Prohibit	0	0	0	0	0	0	0	0
		RMW)		•		< Refer to	the "P1FC" >	>	•	•
			P17F	P16F	P15F	P14F	. P13F	P12F	P11F	P10F
P1FC	PORT1	05H					w			
	Function	(Prohibit	0	0	0	0	0	0	0	0
		RMW)		P1	FC/P1CR = 00	: IN, 01 : C	OUT, 10: AD1	5-8, 11 : A15	5-8	•
			P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
P2CR	PORT2	08H					W			
	Control	(Prohibit	0	0	. 0	0	0	0	. 0	. 0
		RMW)			<	< Refer to	the "P2FC" >	>		
			P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
P2FC	PORT2	09H					W			
	Function	(Prohibit	0	0	0	0	. 0	0	. 0	. 0
		RMW)		P	2FC/P2CR = 0	0:IN, 01:0	OUT, 10:A7-	0, 11 : A23-1	16	
					P35C	P34C	P33C	P32C		
P3CR	PORT3	0AH		<u> </u>			W	_	<u> </u>	
	Control	(Prohibit			0	0	0	0		
		RMW)		<u>:</u>		0 : IN	1 : OUT	•		:
				. P32M		P34F	P33F	P32F	P31F	P30F
		0BH		W		<u> </u>		W		
P3FC	PORT3	(Prohibit		0		0	0	0	0	0
	Function	RMW)		0: HWR		0 : PORT	0: PORT	0 : PORT	0 : PORT	0 : PORT
				1 : SCK		1 : SCL/SI	1: SDA/SO	•	1 : WR	1 : RD
			P47C	P46C	P45C	P44C	P43C	P42C	: P41C	P40C
P4CR	PORT4	0EH				-	<u>W</u>			
	Control	(Prohibit	0	0	0	0		0	: 0	: 0
		RMW)			-	0 : IN	1 : OUT			-
			P47F			P44F			P41F	
P4FC	PORT4	10H	W	<u> </u>		W		<u>:</u>	W	<u> </u>
	Function	(Prohibit	0	<del>-</del>	:	0		<del>!</del>	0	
		RMW)	0 : PORT			0 : PORT			0 : PORT	
			1 : TO6	<u> </u>		1 : TO4		<u> </u>	1 : TO3	
			P67C	. P66C	P65C	P64C	: P63C	P62C	: P61C	: P60C
P6CR	PORT6	14H			: -		<u>W</u>		: -	: -
	Control	(Prohibit	1	1	0	0	0	0	0	0
		RMW)			0:11			OUT		
			P77C	P76C	P75C	P74C	. P73C	P72C	P71C	: P70C
P7CR	PORT7	15H		: 4	: 4		<u>W</u>	: 4	: 4	: 4
	Control	(Prohibit	0	. 0	0	0	. 0	. 0	. 0	: 0
		RMW)				: IN	1:0			
			$\vdash$		P65F		: P63F	P62F		: P60F
De	PORT6	16H		<u>:</u>	: W	:	. W	<u> </u>	:	. w
P6FC	Function	(Prohibit		<u>:</u>	0		0	0	<u> </u>	0
		RMW)			0 : PORT		0 : PORT	0 : PORT		0 : PORT
				:	1: SCLK1	:	∃1 : TxD1	1 : SCLK0	:	∃1 : TxD0

Note: With the TMP93CS45, which requires an external ROM, PORT0 functions as AD0 to AD7; PORT1, AD8 to AD15 or A8 to A15; P30, the  $\overline{RD}$  signal; P31, the  $\overline{WR}$  signal, regardless of the values set in P0CR, P1CR, P1FC, P30F and P31F.

#### (3) Clock Control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	-					ALEEN	CLKEN
			R/	W		:			R	W
	Clock		0	0		:	:			
CKOCR	Output Control Register	006DH	(Note) Always write	"0"					ALE pin control 0:HZ output 1:ALE output	CLK pin control 0:HZ output 1:CLK output
			XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
						R,	w			
			1	0	1	0	0	0	0	0
SYSCRO	System Clock Control Register 0	006ЕН	oscillator (fc) 0:stop	Low Frequency oscillator (fs) 0:stop 1:oscillation	0:stop		slect clock after released STOP mode 0:fc 1:fs	Warm-up Timer 0 write: don't care 1 write: start timer 0 read: end warm-up 1 read: not end warm-up	select prescale 00: f <sub>FPH</sub> 01: fs 10: fc/16 11: (reserved)	
							SYSCK	GEAR2	GEAR1	GEAR0
								R/	W	_
							0	1	0	0
SYSCR1	System Clock Control Register 1	k 006FH trol					select system clock 0:fc 1:fs note2)	select gear va 000 : fc 001 : fc/2 010 : fc/4 011 : fc/8 100 : fc/16 101 : (reser 110 : (reser 111 : (reser	ved)	quency (fc)

Note 1: The value after reset of <CLKEN>, <ALEEN> is following:

TMP93CS44 : "0" (High impedance output)
TMP93CS45 : "1" (CLK or ALE output)

But during reset, CLK pin is pulled up internally regardless of the products.

Note2: The high frequency oscillator will be enabled regardless the value of SYSCR0 < XEN > when SYSCR1 < SYSCK > is clear to "0".

On the other hand, the low frequency oscillator will be enabled regardless the value of SYSCR0 < XTEN > when SYSCR1 < SYSCK > is set to "1".

### (4) Interrupt Control (1/2)

Symbol	Name	Address	7		6 : 5	4	3	2 1	:	0
	INT 0 / AD	0070H			INTAD			INT0		
INTE0AD	Enable	(Prohibit	IADC	IAI	DM2 IADM1	IADM0	I0C	10M2 10N	11	10M0
	Register	PMW)	R/W		W		R/W	<u> </u>		
		1 10100)	0 :		<u>0 : 0</u>	0	0	: 0 : 0	- :	0
	INT 4/5	0071H	I5C :	15	<u>INT5</u> M2 ∶ I5M1	15M0	I4C	<u>INT4</u> : I4M2 : I4W	11 :	I4M0
INTE45	Enable	(Prohibit	R/W	-13	W	151010	R/W	. 141012 : 1410 . W		171010
	Register	PMW)	0		0 : 0	0	0	0 0	:	0
	INT 6/7	007311	•		INT7			INT6		
INTE67	Enable	0072H (Prohibit	I7C	17	M2 : I7M1	17M0	I6C	: I6M2 : I6M		16M0
	Register	PMW)	R/W		W		R/W	: W	-	
		1 101007	0		<u>0 : 0</u> TT1 (Timer1)	0	0	<u> </u>	<u></u>	0
	INTT 1/0	0073H	IT1C		M2 : IT1M1	IT1M0	IT0C	: ITOM2 : ITON		IT0M0
INTET10	Enable	(Prohibit	R/W		W		R/W	: 110W12 : 110W		1101010
	Register	PMW)	0			0	0	0 : 0	:	0
	INTT 3 / 2	007411		IN	TT3 (Timer3)			INTT2 (Timer:	2)	
INTET32	Enable	0074H	IT3C	IT3	M2 IT3M1	IT3M0	IT2C	IT2M2 IT2N	/11	IT2M0
	Register	(Prohibit PMW)	R/W		W		R/W	: W		
	J	FIOI 00)	0 :		0 : 0	0	0	<u>: 0 : 0</u>	4)	0
	INTT 5/4	0075H	IT5C		TTR5 (TREG5) SM2 : IT5M1	IT5M0	IT4C	INTTR4 (TREG : IT4M2 : IT4N		IT4M0
INTET54	Enable	(Prohibit	R/W	110	W	TISIVIO	R/W	: 1141012 : 11410	/11	11-1110
	Register	PMW)	0		0 : 0	0	0	0 0	:	0
	INTT 7/6	007511		IN.	TTR7 (TREG7)			INTTR6 (TREG	6)	
INTET76	Enable	0076H	IT7C	IT7	'M2 : IT7M1	IT7M0		: IT6M2 : IT6N	/11 :	IT6M0
	Register	(Prohibit PMW)	R/W		W		R/W	: W		
	_	PIVIVV)	0		0 0	0	0	0 : 0	:	0
	INTTO 5/4	0077H	ITO5C	ITO	<u>INTTO5</u> 5M2 ; ITO5M1	ITOSMO	ITO4C	INTTO4 : ITO4M2 : ITO4	N/11 :	ITOANAO
INTEO54	Enable	(Prohibit	R/W	110	W : 1103W11	TIOSIVIO	R/W	: 1104W2 : 1104 : W	ivi i	11041010
	Register	PMW)	0		0 ; 0	0	0	0 : 0	:	0
	INT RX0 /	007011	-		INTTX0	-	-	INTRX0		
INTES0	TX0	0078H	ITX0C	ITX	0M2 ITX0M1	ITX0M0		IRX0M2 IRX0	M1 :	IRX0M0
	Enable	(Prohibit PMW)	R/W		W		R/W	<u>W</u>		_
	Register	FIVIVV	0 :		0 : 0	0	0	: 0 : 0	:	0
	INT RX1 / TX1	0079H	ITX1C	ITY	INTTX1 1M2 : ITX1M1	ITY1M0	IRX1C	INTRX1 IRX1M2 IRX1	N/11 :	IRY1MO
INTES1	Enable	(Prohibit	R/W	117	W	TIXIIVIO	R/W	: W	IVI I	IKA HVIO
	Register	PMW)	0		0 : 0	0	0	0 0	:	0
	INT1/	007411			INT1	_		INTS2		
INTE1S2	INTS2	007AH	I1C :	11	M2 : I1M1	11M0	IS2C	: IS2M2 : IS2N	/11 :	IS2M0
	Enable	(Prohibit PMW)	R/W		W		R/W	<u> </u>		
	Register	FIVIVV)	0		0 : 0	0	0	0 0	:	0
			<u> </u>							
-			1							
	lxxM2	lxxM1	lxxM(	0		Function				
	0	0	0		Prohibits inte					
	0	0	1		Sets interrupt					
	0	1	0		Sets interrupt					
	0	1	1		Sets interrupt					
	1	0	0		Sets interrupt					
	1	0	1		Sets interrupt					
	1 1	1 1	0		Sets interrupt Prohibits inte					
	'				. Tombicanite	парстече				_
$\vdash \rightarrow \lceil$	IxxC		Function	(Rea	ad)		Functio	n (Write)		
Ţ	0	Indica			ot request.	Clears interrupt request flag.				]
ŀ	1		tes interru			Don't care				

### Interrupt Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMA 0	7CH					$\mu$ D	MA0 start ved	ctor	
DMA0V	-	1				DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DIVIAUV		(Prohibit RMW)		:	•	:		W		
	Vector	KIVIVV)				0	0	0	0	0
	DMA 1	7DH				<u>:</u>	$\mu D$	MA1 start ved	ctor	
DMA1V		(Prohibit		:		DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DIVIATV	Vector	RMW)		:				W		
	vector	KIVIVV)				0	0	0	0	0
	DMA 2	7EH				:	$\mu D$	MA2 start ved	ctor	
DMA2V		(Prohibit		:	:	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DIVIAZV	Vector	RMW)						W		
	vector	KIVIVV)				0	0	0	0	0
	DMA 3	7FH -	/			:	$\mu D$	MA3 start ved	ctor	
DMA3V	_	(Prohibit			:	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DIVIASV	Vector	RMW)						W		
	vector	KIVIVV)			:	0	0	0	0	0
					_			IOIE	IOLE	NMIREE
					W	:		W	W	W
	Interrupt							0	0	0
	Input	7BH			(Note)		:	1: INT0	0: INT0	1: Opera-
IIMC	Mode	(Prohibit			Always	:		input	edge	tion
	Control	RMW)			write "0"	:		enable	mode	even at
	Control					•			1: INT0	NMI
				:	:	:		:	level	rising
									mode	edge

### (5) Bus-width / Wait Control

Symbol	Name	Address	7	6	5	4	3	2	1	0				
						BOBUS	B0W1	B0W0	B0C1	B0C0				
	Diad. 0	6011						W						
	Block 0	68H		:		0	0	0	0	0				
WAITC0	WAIT	(Prohibit				0: 16 bit	00: 2WA	IT	00: 7F00H to 7FFFH					
	control	RMW)				Bus	01: 1WA	IT	01: 400000H to					
	register					1: 8 bit	10: 1WA	IT + n	10: 800000H to					
						Bus	11: 0WAIT		11: C000	00H to				
						B1BUS	B1W1	B1W0	B1C1	B1C0				
	Block 1		Plack 1			:	:	W						
		T (Prohibit rol RMW)				0	0	0	0	0				
WAITC1	WAIT					0: 16 bit	00: 2WAIT		00: 880H	to 7FFFH				
	control					Bus	01: 1WA	IT	01: 400000H to					
	register					1: 8 bit	10: 1WA	IT + n	10: 800000H to					
										Bus	11: 0WA	IT	11: C000	00H to
						B2BUS	B2W1	B2W0	B2C1	B2C0				
	Diade 2					:		W						
	Block 2	6AH				0	0	0	1	1				
WAITC2	WAIT	(Prohibit				0: 16 bit	00: 2WA	IT	00: 8000	H to				
	control	RMW)				Bus	01: 1WA	IT	01: 4000	00H to				
	register					1: 8 bit	10: 1WA	IT + n	10: 8000	00H to				
						Bus	11: 0WA	IT	11: C000	00H to				

### (6) Timer Control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	. 0		
			PRRUN		T5RUN	T4RUN	T3RUN	T2RUN	T1RUN	TORUN		
			R/W				R/	W				
TRUN	Timer	20H	0		0	. 0	0	0	0	. 0		
INON	Control	2011			Presca	ler & Timer Ru 0 : Stop & C 1 : Run (Cou	lear	NTROL				
	8 bit Timer	22H					•					
TREG0	Register 0	(Prohibit				W						
	ricgister o	RMW)				Unde	fined					
	8 bit Timer	23H				_	•					
TREG1	Register 1	(Prohibit										
		RMW)	<b>T04884</b>	: =041.40		Unde		: =40110	: =0.01.144	: =0.51.140		
			T01M1	T01M0			T1CLK1	T1CLK0	T0CLK1	T0CLK0		
	8 bit Timer		R/		<u>:</u>	:			<u>/W</u>	: 0		
T10	0,1	2411	0	0	<u>:</u>		0	0	0	0		
MOD	Source CLK &	24H		bit Timer			00 : TO	-		0 INPUT		
	MODE		10: -	bit Timer -			01 : φT 10 : φT		01 : φ 10 : φ			
	INIODE		11: -				10 . φ1 11 : φΤ		10. φ			
			TFF3C1	TFF3C0	TFF3IE	TFF3IS		TFF1C0	TFF1IE	: TFF1IS		
			V		<del>-</del>	/W	V V	-	<del>•</del>			
	8 bit Timer	Гimer	1	1	0	0	1	1	0	0		
TFFCR	Flip-Flop		00 · Inv	ert TFF3	1: TFF3	1: Inversion	00 · Inv	ert TFF1	1: TFF1	1: Inversion		
	Control	· 1 25H	01 : Set TFF3		Invert	of Timer	01 : Set		Invert	of Timer		
			10 : Cle	ar TFF3	Enable	3	10 : Cle	ar TFF1	Enable	1		
			11 : Do	n't care			11 : Do	n't care				
	8 bit	26H		-								
TREG2	Timer	(Prohibit		W								
	Register 2	RMW)				Unde	fined					
	8 bit	27H				_						
TREG3	Timer	(Prohibit										
	Register 3	RMW)			•	Unde				·		
			T23M1	T23M0	PWM21	PWM20		T3CLK0	T2CLK1	T2CLK0		
	8 bit Timer		•	: .	: ^	R/\		: ^		: ^		
	2,3		0	0	0	0	0	0	0	: 0		
T32 MOD	Source	28H		bit Timer	00:			O2TRG	00: -			
IVIOD	CLK &			bit Timer bit PPG		26 – 1 PWM 27 – 1 Cycle	01 : φ 10 : φ		01: φ 10: φ			
	MODE			bit PWM		28 – 1 28 – 1	10.φ 11: g		10: φ			
							,		,			
									TR2DE			
			/						-	R/W		
	Timer Reg.			:	;	:		:	0	: 0		
	Double			:	:	:		:	0 : Double	(Note)		
TRDC	Buffer	29H			:	:			Buffer	Always		
	Control								•	write "0"		
	Reg.								1: Double			
									Buffer			
					<u> </u>	:		:	: Enable	:		

### Timer Control (2/3)

Symbol	Name	Address	7		6	;	5	4	-	3		2	;	1		0
	16 bit	30H							_							
TREG4L	Timer	(Prohibit							W							
	Register4L	RMW)						Und	defir	ned						
	16 bit	31H							_							
TREG4H	Timer	(Prohibit							W							
	Register4H	RMW)						Und	defir	ned						
	16 bit	32H							_							
TREG5L	Timer	(Prohibit							W							
	Register5L	RMW)						Und	defir	ned						
	16 bit	33H							_							
TREG5H	Timer	(Prohibit							W							
	Register5H	RMW)						Und	defir	ned						
									_							
CAP1L	Capture	34H							R							
	Register1L							Und	defir	ned						
									_							
CAP1H	Capture	35H							R							
	Register1H							Und	defir	ned						
	C								_							
CAP2L	Capture	36H							R							
	Register2L							Und	defir	ned						
	C								_							
САР2Н	Capture	37H							R							
	Register2H							Und	defir	ned						
				<u> </u>		C	AP1IN	CAP12M	1 (	CAP12M0	С	LE	TZ	4CLK1	1	4CLK0
	16 bit						W				R/	w				
	Timer 4			-		- ;	1	0	- :	0		0	:	0	•	0
T4MOD	Source	38H						Captur	e Tir	mina			-	Sourc	e Clo	ock
	CLK &					0:	Soft-	00 : Dis					0	00 : TI4		
	MODE					C	apture	01 : TI4	1	` TI5 ↑	1 : U	C4		)1 : <i>ϕ</i> T1		
						1:	Don't	10 : TI4	١ 1	` TI4 ↓	•	ear		$0: \phi T4$		
							care	11 : TF	F1 1	`TFF1↓	Er	nable	1	1 : <i>ϕ</i> T1	6	
						_ c	AP2T4	CAP1T4	- :	EQ5T4	EQ	4T4	TI	FF4C1	. 1	FF4C0
									R/W	•	•		:		w	
	16bit						0	0		0		0	:	1		1
T4FFCR	Timer 4 Flip-Flop Control	39H						TFF4 In 0 : Trig 1 : Trig	ger l				0	00 : Inve 01 : Set 0 : Clea 1 : Dor	TFF4 ar TF	<b>=</b> 4
													1	1 : Dor	ı't ca	re

### Timer Control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			QCU						DB6EN	DB4EN
			R/W		:	:	:		R/	V
T456B	T4, T5	2411	0						0	0
T45CR	Control	3AH	Warm-up						1 : Doi	uble
			Timer						Buf	
			control			:			Ena	ble
	16 bit	40H				-	=			
TREG6L	Timer	(Prohibit				V	v			
	Register6L	RMW)				Unde	fined			
	16 bit	41H				-	_			
TREG6H	Timer	(Prohibit				V	V			
	Register6H	RMW)				Unde	fined			
	16 bit	42H				-	_			
TREG7L		(Prohibit				٧	V			
	Register7L	RMW)				Unde	fined			
	16 bit	43H				-	_			
TREG7H		(Prohibit				V	<u>v                                    </u>			
	Register7H	RMW)				Unde	fined			
	Capture					-				
CAP3L	Register3L	44H					₹			
	J					Unde	fined			
	Capture					-	<u>-</u>			
САРЗН	Register3H	45H					<u> </u>			
						Unde	tined -			
CAP4L	Capture	46H	-				<u>-</u> ₹			
CAP4L	Register4L	400				Unde				
						-				
САР4Н	Capture	47H					<del>-</del> २			
0, (1 41)	Register4H	4,11				Unde				
					CAP3IN		CAP34M0	CLE	T5CLK1	T5CLK0
	16 bit				W		•	R/W		
	Timer 5				1	0	. 0	0	0	0
TEN 400	Source	4011				Capture	Timina		Source	Clock
T5MOD	CLK &	48H			0 : Soft-	00 : Disal	ble		00 : TI6	
	MODE				Capture	01 : TI6	↑ TI7 ↑	1 :UC5	01 : φT1	
					1 . Don't	10 . TI6	↑ TI6 ↓	Clear	10 . φT4	
					care	11 : TFF1	↑ TFF1 ↓	Enable	11 : <i>∲</i> T16	
					CAP4T6	CAP3T6	EQ7T6	EQ6T6	TFF6C1	TFF6C0
	16 hi+						W		٧	/
	16 bit				0	0	0	0	1	1
T5FFCR	Timer 5	49H				TFF6 Inve	ert Trigger		00 : Inve	rt TFF6
	Flip-Flop				:		er Disable		01 : Set 1	
	Control				:	1 : Trigge	er Enable		10 : Clea	
									11 : Don	't care

### (7) Serial Channel Control

SCOBUF C	erial Channel 0 Buffer erial Channel 0 Control	50H (Prohibit RMW)	RB7 TB7		5	4	3	: 2	<u>: 1</u>	: 0
SCOBUF C	Channel 0 Buffer erial Channel 0	(Prohibit RMW)	RB8	RB6	RB5	RB4	RB3	RB2	RB1	RB0
Se	Buffer erial Channel 0	RMW)	R	TB6	TB5	TB4	TB3	TB2	RB1	TB0
	erial Channel 0	,	R		R (R	eceiving) / W	/ (Transmissi	on)		
	Channel 0	51H	R			Unde <sup>-</sup>				
	Channel 0	51H		EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Channel 0	51H	1		<u>W</u>	R (Clea	red to 0 by re			<u>/w</u>
SCOCR C		51H	undefined	0	0	0	0	0	0	0
	Control		Receiving	Parity	1:		1: Error			1: Input
			data bit 8	0: Odd	Parity	Overrun	Parity	Framing	[ ( <u></u>	SCLK0 pin
				1: Even	Enable				1: SCLKQ	
				:	5.75		50.14	:	· ( ¥ )	:
			TB8	CTSE0	RXE	WU	SM1	SM0	SC1	SC0
				: .	: .	R/\		: •	: .	: .
ls,	erial		undefined	0	0	0	0	0	0	0
SCO-	Channel 0	52H	Transmisson	:		1:	00: I/O Inte	rface	00: TO2 Tr	
MOD	Mode	ЭZП	data bit 8	CTS0	Receive	Wake up	01: UART 7		01: Baud r	
	Wiode			Enable	Enable	Enable	10: UART 8		genera	
							11: UART 9	bit	10: Interna	ıl clock ø1
									11: External	clock SCLK0
			_		BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
			R/W				R/	w	•	•
			0	:	0	0	0	0	. 0	0
I BROCR I	Baud Rate	53H	Fix at		00:	δΤ0		Set freque	ncy divisor	•
	0 Control		"0"		01:		0000: 16		,	
					10:	<b>8</b> Τ8	$\begin{pmatrix} 0001 \\ to \end{pmatrix}$	to 15 Divisions		
						ь <b>Т32</b>	1111	13 5111313113		
	!-1	E 41.1	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
	erial	54H	TB7	TB6	TB5	TB4	TB3	TB2	RB1	TB0
SC1BUF C		(Prohibit			R (R	eceiving) / W	/ (Transmissi	on)		
	Buffen	RMW)				Unde	fined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R/	W	R (Clea	red to 0 by re	eading)	R	/W
Se	erial		undefined	0	0	0	0	0	0	0
SC1CR C	Channel 1	55H	Receiving	Parity	1:		1: Error		0: SCLK1	1: Input
	Control		data bit 8	0: Odd	Parity	Overrun	Parity	Framing	[ ( <del> </del>	SCLK1 pin
				1: Even	Enable			•	1, SCLKĮ	
			TB8	CTSE1	RXE	WU	SM1	SM0	SC1	SC0
						R/\	N			
c.	erial		undefined	0	(0→1)	0	0	0	0	0
			Transmisson	1:		1:	00: I/O	Interface	00: TO2	rigger
SC1- I		ECH		CTS1	Receive	Wake up	01: UA	RT 7 bit	01: Baud	rate
SC1- I	Channel 1	56H		Enable	:		10: UA	RT 8 bit	gene	rator
SC1-		56H		:				• • • •		
SC1-	Channel 1	56H		:			11: UA	RT 9 bit		nal clock ø1
SC1-	Channel 1	56H					11: UA		10: Inter	al clock SCLK1
SC1-	Channel 1	56H			BR1CK1	BR1CK0	11: UA BR1S3	RT 9 bit	10: Inter	
SC1-	Channel 1	56H	data bit 8		BR1CK1	BR1CK0	11: UA BR1S3	RT 9 bit	10: Inter	al clock SCLK1
MOD C	Channel 1 Mode	56H	data bit 8			BR1CK0	11: UA BR1S3	RT 9 bit BR1S2	10: Inter	al clock SCLK1
MOD C	Channel 1 Mode	56H 57H	data bit 8  - R/W		0	0 6T0	11: UA BR1S3 R 0	RT 9 bit  BR1S2 /W  0  Set freque	10: Intern 11: Extern BR1S1	al clock SCLK1 BR1S0
MOD C	Channel 1 Mode		data bit 8  - R/W 0		0 00: (	0 &T0 &T2	11: UA  BR1S3  R  0	RT 9 bit  BR1S2 /W  0  Set freque	10: Interi 11: Extern BR1S1	al clock SCLK1 BR1S0
MOD C	Channel 1 Mode		data bit 8  - R/W 0 Fix at		0 00: ( 01: ( 10: (	0 6T0 6T2 6T8	11: UA  BR1S3  R/ 0  0000: 16	RT 9 bit  BR1S2 /W  0  Set freque	10: Interi 11: Extern BR1S1	al clock SCLK1 BR1S0
MOD C	Channel 1 Mode		data bit 8  - R/W 0 Fix at		0 00: ( 01: ( 10: (	0 &T0 &T2	11: UA  BR1S3  R/ 0  0000: 16	BR1S2 W O Set freque 6 Divisions	10: Interi 11: Extern BR1S1	al clock SCLK1 BR1S0
SC1- MOD C	Channel 1 Mode Baud Rate 1 Control		data bit 8  - R/W 0 Fix at		0 00: ( 01: ( 10: (	0 6T0 6T2 6T8	11: UA  BR1S3  R  0  0000: 16  00001  to 10	BR1S2 W O Set freque 6 Divisions	10: Interi 11: Extern BR1S1	al clock SCLK1 BR1S0
SC1- MOD C	Channel 1 Mode Baud Rate 1 Control		data bit 8  - R/W 0 Fix at		0 00: ( 01: ( 10: (	0 6T0 6T2 6T8	11: UA  BR1S3  R/ 0  0000: 10  0001 to 1111	BR1S2 W O Set freque 5 Divisions to 15 Divisions ODE33	10: Interi	al clock SCLK1 BR1S0 0
SC1- MOD C	Channel 1 Mode Baud Rate 1 Control erial Open		data bit 8  - R/W 0 Fix at		0 00: ( 01: ( 10: (	0 6T0 6T2 6T8	11: UA  BR1S3  R/ 0  0000: 10  0001 to 1111	BR1S2 W O Set freque 5 Divisions to 15 Divisions ODE33	10: Interi	al clock SCLK1 BR1S0 0
SC1- MOD C	Channel 1 Mode Baud Rate 1 Control	57H	data bit 8  - R/W 0 Fix at		0 00: ( 01: ( 10: (	0 6T0 6T2 6T8 6T32	11: UA  BR1S3  R  0  0000: 10  0001  to  1111  ODE34	RT 9 bit  BR1S2  W  O Set freque 5 Divisions to 15 Divisions  ODE33	10: Interi 11: Extern BR1S1 0 ency divisor	al clock SCLK1 BR1S0 0 ODE60

### (8) Serial Bus Interface Control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			BC2	BC1	BC0	ACK		SCK2	SCK1	SCK0
		4BH		W		R/W			W	
		(I <sup>2</sup> C Bus	0	0	0	0	:	0	0	. 0
		Mode)	Number of	transfer bits		Acknowledge	:		he divide val	ue "n"
			000: 8	100: 4		mode		000: 4	100: 8	
		(Prohibit	001: 1	101: 5		specification		001: 5	101: 9	
	Serial Bus	RMW)	010: 2	110: 6		0: Disable		010: 6	110: 10	
SBICR1	Interface		011: 3	111: 7		1: Enable	:	011: 7	111: (re	served)
SBICKI	Control	45	SIOS	SIOINH	SIONH	SIOM0		SCK2	SCK1	SCK0
	Register 1	4BH		٧	V		:	:	W	
		(SIO	0	0	0	0	:	0	0	0
		Mode)	Indicate	Continue	Transfer mo	de Select	:	Serial clock	selection	
			transfer	/ Abort	00: <b>8</b> -bit tra	insmit		000: f <sub>FPH</sub> /2 <sup>5</sup>	100: f <sub>FPH</sub> /29	
		(Prohibit	start / stop	transfer	01: (reserve	d)		001: f <sub>FPH</sub> /26	101: f <sub>FPH</sub> /2 <sup>10</sup>	
		RMW)	0: Stop		10: 8-bit tran	smit / receive	:	010: f <sub>FPH</sub> /2 <sup>7</sup>	110: f <sub>FPH</sub> /2 <sup>11</sup>	
		,	1: Start	1: Abort	11: 8-bit red	eive	:	011: f <sub>FPH</sub> /28	111: External	clock (SCK pin)
			MST	TRX	BB	PIN	SBIM1	SBIM0	-	-
					V	V				
		45	0	0	0	1	0	0	0	0
		4EH	Master	Transmitter	Start / Stop	Cancel	Serial bus in	terface	:	:
		(I <sup>2</sup> C Bus	/ Slave	/ Receiver	generation	INTS2	operating m	node	:	:
		Mode)	selection	selection	(when the	request	selection		:	
			0: Slave	0: Receiver	MST, TRX,	0: Don't	00: Port mo	de		
			1: Master	1: Transmitter		care	01: SIO mod	de	:	
	Serial Bus	(Prohibit		:	"1")	1: Cancel	10: I <sup>2</sup> C bus r	node		
	Interface	RMW)		:	0: Stop		11: (Reserve	ed)	:	:
SBICR2					1: Start					
	Control		_	-	<u> </u>	<u> </u>	SBIM1	SBIM0	: -	
	Register 2			:	:	:	. v	v	:	:
		4EH	0	0	0	1	0	0	0	0
		(SIO			: :		:Serial bus in	terface	:	
		Mode)		:	:	:	operating m	node	:	:
				:			selection			
				:	:		00: Port mo	de		
		(Prohibit		:			01: SIO mod			
		RMW)		:	:	:	10: I2C bus r		:	:
				:	:		11: (reserve	d)		:
			MST	TRX	BB	PIN	AL	AAS	AD0	LRB
		4EH				F	₹			
		(I <sup>2</sup> C Bus	0	0	0	1	0	0	0	0
	1	Mode)	Master	Transmitter	•	INTS2	Arbitration	•	GENERAL	Last
	1	iviode)	/ Slave	/ Receiver	status	request	lost	address	CALL	received bit
	1		selection	selection	monitor	status	detection	much	Detection	monitor
			status	status	0: Bus free			detection		0: "0"
		(Prohibit	monitor		1: Bus busy	0: Request	1: detect	:	1: detect	1: "1"
	Carial Bus	RMW)	0: Slave	0: Receiver	:	1: Cancel	:	1: detect	:	:
	Serial Bus		1: Master	1: Transmitter	:	:	<u> </u>	<u> </u>		:
SBISR	Interface		_	<u> </u>	-	-	SIOF	SEF		-
	Control			:	:		<u> </u>	₹		
	Register 2	4EH	0	0	0	1	0	0	0	0
		1		:	:			Sift	:	
	1	(SIO		:	:	:	transfer	operating	:	:
1	1	Mode)		:				status	:	
	1			:	:	:	status	monitor	:	:
	1				:		monitor	0: Termi-		
	1						0: Termi-	nated		
	1	(Prohibit					•	1: In	•	
			1	1	-	-	· 4 . l.a.		1	
		RMW)					1: In process	process		

### Serial Bus Interface Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
										SWRST
				:	:				:	: R/W
	Serial Bus				:				:	0
SBICR3	Interface Status	4FH		:						Software reset
	Register 3									0: -
										1: Initialize SBI
	Serial Bus		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	Interface Data					R (receive)	/ W (send)			
SBIDBR	Buffer Register (Prohibit RMW)	4CH				Unde	fined			
			SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS
		l [				٧	V			
	I <sup>2</sup> C Bus	4DH	0	0	0	0	0	0	0	0
I2CAR	Address Register	(Prohibit i RMW)			Slave	address sele	ction			Address recognitio n mode 0: Enable 1: Disable

## (9) Watch Dog Timer


Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE
						R/\	w			
	Watch-		1	0	0	. 0	0	0	0	. 0
WD-	dog	5CH		00: 215/f <sub>SY</sub>	'\$	Warm-up	HALT MC	ode	1:	1: Drive
MOD	Timer		1: WDT	01: 2 <sup>17</sup> /f <sub>SY</sub>	'S	Time	00: RUN	mode	Connect	the pin
	Mode		Enable	10: 2 <sup>19</sup> /f <sub>SY</sub>	'S	0: 2 <sup>14</sup> /inputted	01: STOP	mode	internally	in STOP
				11: <b>2</b> <sup>2</sup> 1/f <sub>SY</sub>	'S	frequency	10: IDLE	l mode	WDT out to	mode
						1: 2 <sup>16</sup> /inputted	11: IDLE2	2 mode	Reset Pin	
						frequency				:
	Watch-			•		·			:	•
	dog	FDII				V	v			
WDCR	Timer Control	5DH				_	_			
	Register				B1H: WDT	Disable Code	4EH: WD	T Clear Code		

#### (10) A/D Converter Control

Symbol	Name	Address	7	6	5	4	. 3	2	1	. 0
			EOCF	ADBF	-	<u>:</u> –	: ITM0	REPET	SCAN	ADS
	A/D		F				R/			
ADMOD			0	0	0	0	0	0	0	0
0	Control Register 0	5EH	1: End	1: Busy	(Note) Alw "0"	ays write	0: Every conversion 1: Every four conversion		0: fixed- channel 1: Scan	1: START
			VREFON			<u> </u>	ADTRG	ADCH2	ADCH1	ADCH0
	A/D		R/W			:	•	R/W	•	•
ADMOD	Mode		1		:	0	: 0	: 0	. 0	. 0
1	Control Register 1	5FH	0: OFF 1: ON			(Note) Always write "0"	External trigger start control 0: Disable 1: Enable	Cł	Analog Inpu nannel Select	
*1)	A/D		ADR01	ADR00						ADD0RF
	Conversion		R		:	:				R
AD	Result	60H	Unde <sup>-</sup>	fined						0
REG04L	Register 0/4 Low		Stores lower to conversion res							: Conversion : result stored : flag
	A/D .		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
AD	Conversion Result	61H					R			
REG04H	Register	חוס					efined			
	0/4 High				Stores uppe	er eight bits	of A/D conve	rsion result		
*1)	A/D		ADR11	ADR10						ADD1RF
AD	Conversion		R		:	:				R
REG15L	Result	62H	Unde <sup>-</sup>	fined	:	:				0
REGISL	Register 1/5 Low		Stores lower to conversion res							Conversion result stored flag
	A/D		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
AD	Conversion Result	63H					R			
REG15H	Register	0011					efined			
	1/5 High				Stores uppe	er eight bits	of A/D conve	rsion result		
*1)	A/D		ADR21	ADR20						ADD2RF
AD	Conversion		R		:	:				R
REG26L	Result Register	64H	Unde <sup>-</sup>	fined	<u>:</u>	:	<u> </u>			: O : Conversion
REGZOL	2/6 Low		Stores lower to conversion res	ult						result stored flag
	A/D Conversion		ADR29	ADR28	: ADR27	: ADR26	: ADR25	: ADR24	: ADR23	: ADR22
AD	Result	65H					R			
REG26H	Register	00					efined			
	2/6 High				Stores uppe	er eight bits	of A/D conve	rsion result		
*1)	A/D		ADR31	ADR30						ADD3RF
AD	Conversion	CCLL	R		:	<u>:</u>	<u>:</u>	:	:	: R
REG37L	Result Register	66H	Unde <sup>-</sup>		:	<u>:</u>	<u> </u>	<u>:</u>	<u> </u>	: 0 : Conversion
	3/7 Low		Stores lower to conversion res	ult						: result stored : flag
	A/D Conversion		ADR39	ADR38	ADR37	ADR36	ADR35	: ADR34	ADR33	ADR32
AD	Conversion Result	67H					R			
REG37H	Register	V.11					efined			
	3/7 High				Stores upp	er eight bits	of A/D conve	rsion result		

Converted data of channel 'X'

Reading either the ADREGXH or the ADREGXL registers clears <ADRXRF> to "0".



<sup>\*1:</sup> Data to be stored in A/D Conversion Result Reg Low are the lower 2 bits of the conversion result. The contents of the 5 to 1 bits of this register are always read as "1".

Bit 0 conversion result stored flag bit <ADRXRF> <ADRXRF> is set to "1" when the A/D conversion result is

#### 6. PORT SECTION EQUIVALENT CIRCUIT DIAGRAM


• Reading The Circuit Diagram


Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.

The dedicated signal is described below.


STOP: This signal becomes active "1" when the halt mode setting register is set to the STOP mode (WDMOD<HALTM1, 0>=0, 1) and the CPU executes the HALT instruction. When the drive enable bit WDMOD<DRVE> is set to "1", however, STOP remains at "0".

• The input protection resistans ranges from several tens of ohms to several hundreds of ohms.







P2 (A16 to A23, A0 to A7), P32, P61, P62, P64, P65




### ■ P30(RD), P31(WR)




### ■ P33 (SO/SDA), P34 (SI/SCL)




#### ■ P35 (INT0)




#### ■ P50 to P52 (AN0 to AN2), P54 to P57 (AN4 to AN7)




### ■ P53 (AN3 /ADTRG)



#### ■ P60 (TXD0), P63 (TXD1)




#### ■ P66 (XT1), P67 (XT2)




■ NMI




CLK




**EA** 




■ AM8/16




ALE




### RESET



### ■ X1, X2



#### ■ VREFH, VREFL



#### 7. POINTS OF CONCERN AND RESTRICTION

- (1) Notation
  - ① Explanation of a built-in I/O register: Register Symbol < Bit Symbol > e.g.) TRUN < TORUN > · · · Bit TORUN of Register TRUN
  - 2 Read, Modify and Write Instruction

An instruction in which the CPU executes following by one instruction.

- 1. CPU reads data of the memory.
- 2. CPU modifies the data.
- 3. CPU writes the data to the same memory.

```
ex1) SET 3, (TRUN) ··· set bit 3 of TRUN
```

ex2) INC 1, (100H) ··· increment the data of 100H

 A sample Read, Modify and Write instructions using the TLCS-900 Exchange

```
\mathbf{E}\mathbf{X}
           (mem), R
Arithmetic Operation
   ADD
           (mem), R/#
                          ADC
                                  (mem), R/#
   SUB
           (mem), R/#
                          SBC
                                  (mem), R/#
  INC
           #3, (mem)
                          DEC
                                   #3, (mem)
Logical Operation
   AND
           (mem), R/#
                          OR
                                  (mem), R/#
   XOR
           (mem), R/#
Bit Manipulation
                                   #3, (mem)
   STCF
           #3/A, (mem)
                          SET
   RES
           #3, (mem)
                          TEST
                                   #3, (mem)
   CHG
           #3, (mem)
Rotate and Shift
   RLC
           (mem)RRC (mem)
   RL
           (mem)RR
                       (mem)
   SLA
           (mem)SRA (mem)
   SLL
           (mem)SRL
                       (mem)
   RLD
           (mem)RRD (mem)
```

#### 3 fc, fs, f<sub>FPH</sub>, f<sub>SYS</sub>, 1 state

The clock frequency input from pins X1 and X2 pin is called fc, and the clock frequency input from XT1, XT2 pin is called fs. The clock frequency selected by SYSCR1<SYSCK, GEAR2 to 0> is called system clock fFPH, and the clock frequency given by fFPH divided by 2 is called fSYS. One cycle of fSYS is called 1 state.

#### (2) Care Points

①  $\overline{EA}$ , AM8/ $\overline{16}$  pin

Fix these pins Vcc or Vss unless changing voltage.

② TEST1, TEST2 pin

Connect TEST1 pin with TEST2 pin.

3 HALT Mode (IDLE1)

When IDLE1 mode (oscillator operation only) is used, set TRUN < PRRUN > to "0" to stop prescaler before "HALT" instruction is executed.

#### Warmingup Counter

The warm-up counter operates when STOP mode is released even if the system is using an external oscillator. As a result, it takes warm-up time from inputting the releasing request to outputting the system clock.

#### 5 Programmable Pull Up Resistance

The programmable pull up resistances can be turned ON / OFF by the program when the ports are used as input ports. When the ports are used as the output ports, they can not be selected ON/OFF by the program.

The data registers (e.g. P6 register) are used for the pull-up resistors ON/OFF. Consequently, Read-modify-write instructions are prohibited.

#### 6 WatchDog Timer

The watchdog timer starts operation immediately after the reset is released. When the watchdog timer is not used, disable it.

#### ⑦ A/D Converter

The string register between VREFH and VREFL pins can be cut by a program to reduce power consumption. When the Standby mode is used, disable the resistor using the program before the "HALT" instruction is executed.

#### 8 CPU (Micro DMA)

Only the "LDC cr, r", "LDC r, cr" instructions can be used to access the control registers in the CPU (like the transfer source address register (DMASn)).

#### POP SR instruction

Please execute POP SR instruction during DI condition.

### 8. TMP93XX44/45 DIFFERENT POINTS

ITEM	93CS44	93CS45	93PS44	93CU44	93CW44	93PW44
Built-in ROM	64K byte Mask ROM (FF0000H to FFFFFH)	None	64K byte OTP (FF0000H to FFFFFH)	96K byte Mask ROM (FE8000H to FFFFFH)	128K byte Mask ROM (FE0000H to FFFFFH)	128K byte OTP (FE0000H to FFFFFFH)
Built-in RAM	7	2K byte (80H to 87FH)		3K byte (80H to C7FH)	4K byte (80H to 107FH)	l to 107FH)
CS1 Mapping Area (WAITC1 <b1c1,0> = 00)</b1c1,0>		880H to 7FFFH		С80Н to 7FFFH	1080H to 7FFFH	у 7 Е Е Е Н
CS2 Mapping Area (WAITC2 <b2c1,0> = 11)</b2c1,0>	C00000H to FEFFFH	С00000Н to FFFFFH	С00000Н to FEFFFH	С00000Н to FE7FFFH	C00000H to FDFFFFH	БРЕЕЕН