Low Voltage/Low Power

CMOS 16-Bit Microcontroller TMP93CW46AF

1. Outline and Device Characteristics

The TMP93CW46AF is high-speed advanced 16-bit microcontroller to enable low voltage and low power consumption operation. The TMP93CW46AF is housed in 100-pin mini flat package.

The device characteristics are as follows:

- (1) Original 16-bit CPU (900/L CPU)
 - TLCS-90 instruction mnemonic upward compatible
 - 16-Mbyte linear address space
 - General-purpose registers and register bank system
 - 16-bit multiplication/division and bit transfer/arithmetic instructions
 - Micro DMA: 4 channels (1.6 µs/2 bytes at 20 MHz)
- (2) Minimum instruction execution time: 200 ns at 20 MHz
- (3) Internal RAM: 4 Kbytes

Internal ROM: 128 Kbytes

- (4) External memory expansion
 - Can be expanded up to 16 Mbytes (for both programs and data).
 - Can mix 8- and 16-bit external data buses.
 - ...Dynamic data bus sizing
- (5) 8-bit timer: 2 channels
- (6) 8-bit PWM timer: 2 channels
- (7) 16-bit timer: 2 channels
- (8) Serial interface: 5 channels
 - UART/synchronous modes: 4 channels
 - UART mode: 1 channel
- (9) 10-bit AD converter: 8 channels

030619EBP1

• The information contained herein is subject to change without notice

- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.

 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
- when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk
- The products described in this document are subject to the foreign exchange and foreign trade laws.

 TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

93CW46A-1 2004-02-10

- (10) Watchdog timer
- (11) Chip select/wait controller: 3 blocks
- (12) Interrupt functions: 35
 - 9 CPU interrupts ... SWI instruction, and Illegal instruction
 - 20 internal interrupts
 6 external interrupts
 7-level priority can be set.
- (13) I/O ports: 79
 - Large current output: 6 pins, LED direct drive
- (14) Standby function
 - 4 HALT modes (RUN, IDLE2, IDLE1, STOP)
- (15) Clock gear function
 - High-frequency clock can be changed fc to fc/16.
 - Dual clock operation
- (16) Operating voltage
 - $V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$
- (17) Package: P-LQFP100-1414-0.50F

Note: Note that TMP93CW46A is different from OTP type TMP93PW46A in the electrical characteristics as follows. See the respective electrical characteristics for details.

- Power supply current I_{CC}
- Large current port I_{OLA}





Figure 1.1 TMP93CW46A Block Diagram

2. Pin Assignment and Functions

The assignment of input/output pins for the TMP93CW46AF, their names and outline functions are described below.



2.1 Pin Assignment

Figure 2.1.1 shows pin assignment of the TMP93CW46AF.

Figure 2.1.1 Pin Assignment (100-Pin LQFP)

2.2 Pin Names and Functions

The names of input/output pins and their functions are described below.

Table 2.2.1 to Table 2.2.4 show pin names and functions.

Table 2.2.1 Pin Names and Functions (1/4)

Pin Names	Number of Pins	I/O	Functions	
P00 to P07	8	I/O	Port 0: I/O port that allows selection of I/O on a bit basis	
AD0 to AD7		3 states	Address/Data (Lower): Bits 0 to 7 of address/data bus	
P10 to P17	8	I/O	Port 1: I/O port that allows selection of I/O on a bit basis	
AD8 to AD15		3 states	Address data (Upper): Bits 8 to 15 of address/data bus	
A8 to A15		Output	Address: 8 to 15 of address bus	
P20 to P27	8	I/O	Port 2: I/O port that allows selection of I/O on a bit basis	
			(with pull-down resistor)	
A0 to A7		Output	Address: Bits 0 to 7 of address bus	
A16 to A23		Output	•	
P30	1	Output	Port 30: Output port	
RD		Output	Read: Strobe signal for reading external memory	
P31	1	Output	Port 31: Output port	
WR		Output	Write: Strobe signal for writing data on pins AD0 to AD7	
P32	1	I/O	Port 32: I/O port (with pull-up resistor)	
HWR		Output	High write: Strobe signal for writing data on pins AD8 to AD15	
P33	1	I/O	Port 33: I/O port (with pull-up resistor)	
WAIT		Input	Wait: Pin used to request CPU bus wait	
P34	1	I/O	Port34: I/O port (with pull-up resistor)	
BUSRQ		Input	Bus request: Signal used to request high impedance for AD0 to AD15, A0 to A23, \overline{RD} , \overline{WR} , \overline{HWR} , R/\overline{W} , \overline{RAS} , $\overline{CS0}$, $\overline{CS1}$, and $\overline{CS2}$ pins.	
			(For external DMAC)	
P35	1	I/O	Port 35: I/O port (with pull-up resistor)	
BUSAK		Output	Bus acknowledge: Signal indicating that AD0 to AD15, A0 to A23, \overline{RD} , \overline{WR} , \overline{HWR} , R/ \overline{W} , \overline{RAS} , $\overline{CS0}$, $\overline{CS1}$, and $\overline{CS2}$ pins are at high impedance after receiving BUSRQ.	
			(For external DMAC)	
P36	1	I/O	Port 36: I/O port (with pull-up resistor)	
R/\overline{W}		Output	Read/Write: 1 represents read or dummy cycle.	
			0 represents write cycle.	
P37	1	I/O	Port 37: I/O port (with pull-up resistor)	
RAS		Output	Output Row address strobe: Outputs RAS strobe for DRAM.	
P40	1	I/O	I/O Port 40: I/O port (with pull-up resistor)	
CS0		Output	Chip select 0: Outputs 0 when address is within specified address area.	
CAS0		Output	Column address strobe 0: Outputs CAS strobe for DRAM when address is within	
			specified address area.	

Note: This device's built-in memory or built-in I/O cannot be accessed with the external DMA controller, using the $\overline{\text{BUSRQ}}$ and $\overline{\text{BUSAK}}$ signals.

Table 2.2.2 Pin Names and Functions (2/4)

Pin Names	Number of Pins	I/O	Functions
P41	1	I/O	Port 41: I/O port (with pull-up resistor)
CS1		Output	Chip select 1: Outputs 0 if address is within specified address area.
CAS1		Output	Column address strobe 1: Outputs CAS strobe for DRAM if address is within specified
			address area.
P42	1	I/O	Port 42: I/O port (with pull-down resistor)
CS2		Output	Chip select 2: Outputs 0 if address is within specified address area.
CAS2		Output	Column address strobe 2: Outputs CAS strobe for DRAM if address is within specified
		address area.	
P50 to P57	8	Input	Port 5: Input port
AN0 to AN7		Input	Analog input: Analog signal input for AD converter
VREFH	1	Input	Pin for high level reference voltage input to AD converter
VREFL	1	Input	Pin for low level reference voltage input to AD converter
P60	1	I/O	Port 60: I/O port (with pull-up resistor)
TXD2		Output	Serial send data 2
P61	1	I/O	Port 61: I/O port (with pull-up resistor)
RXD2		Input	Serial receive data 2
P62	1	I/O	Port 62: I/O port (with pull-up resistor)
CTS2		Input	Serial data send enable 2 (Clear to send)
SCLK2		I/O	Serial Clock I/O 2
P63	1	I/O	Port 63: I/O port (with pull-up resistor)
TXD3		Output	Serial receive data 3
P64	1	I/O	Port 64: I/O port (with pull-up resistor)
RXD3		Input	Serial receive data 3
P65	1	I/O	Port 65: I/O port (with pull-up resistor)
CTS3		Input	Serial data send enable 3 (Clear to send)
SCLK3		I/O	Serial Clock I/O 3
P66	1	I/O	Port 66: I/O port (with pull-up resistor)
TXD4		Output	Serial send data 4
P67	1	I/O	Port 67: I/O port (with pull-up resistor)
RXD4		Input	Serial receive data 4
P70	1	I/O	Port 70: I/O port (with pull-up resistor)
TI0		Input	Timer input 0: Timer 0 input
P71	1	I/O	Port 71: I/O port (with pull-up resistor)
TO1		Output	Timer output 1: Timer 0 or 1 output
P72	1	I/O	Port 72: I/O port (with pull-up resistor)
TO2		Output	PWM output 2: 8-bit PWM timer 2 output
P73	1	I/O	Port 73: I/O port (with pull-up resistor)
TO3		Output	PWM output 3: 8-bit PWM timer 3 output

Table 2.2.3 Pin Names and Functions (3/4)

Pin Names	Number of Pins	I/O	Functions	
P80	1	I/O	Port 80: I/O port (with pull-up resistor)	
TI4		Input	Timer input 4: Timer 4 count/capture trigger signal input Interrupt request pin 4:	
INT4		Input	Interrupt request pin with programmable rising/falling edge	
P81	1	I/O	Port 81: I/O port (with pull-up resistor)	
TI5		Input	Timer input 5: Timer 4 count/capture trigger signal input	
INT5		Input	Interrupt request pin 5: Interrupt request pin with rising edge	
P82	1	I/O	Port 82: I/O port (with pull-up resistor)	
TO4		Output	Timer output 4: Timer 4 output pin	
P83	1	I/O	Port 83: I/O port (with pull-up resistor)	
TO5		Output	Timer output 5: Timer 4 output pin	
P84	1	I/O	Port 84: I/O port (with pull-up resistor)	
TI6		Input	Timer input 6: Timer 5 count/capture trigger signal input	
INT6		Input	Interrupt request pin 6: Interrupt request pin with programmable rising/falling edge	
P85	1	I/O	Port 85: I/O port (with pull-up resistor)	
TI7		Input		
INT7		Input	Interrupt request pin 7: Interrupt request pin with rising edge	
P86	1	I/O		
TO6		Output	Timer output 6: Timer 5 output pin	
P87	1	I/O	Port 87: I/O port (with pull-up resistor)	
INT0		Input	Interrupt request pin 0: Interrupt request pin with programmable level/rising edge	
P90	1	I/O	Port 90: I/O port (with pull-up resistor)	
TXD0		Output	Serial send data 0	
P91	1	I/O	Port 91: I/O port (with pull-up resistor)	
RXD0		Input	Serial receive data 0	
P92	1	I/O	Port 92: I/O port (with pull-up resistor)	
CTS0		Input	Serial data send enable 0 (Clear to send)	
SCLK0		I/O	Serial Clock I/O 0	
P93	1	I/O	Port 93: I/O port (with pull-up resistor)	
TXD1		Output	Serial send data 1	
P94	1	I/O	Port 94: I/O port (with pull-up resistor)	
RXD1		Input	Serial receive data 1	
P95	1	I/O		
SCLK1		I/O	Serial clock I/O 1	
PA0 to PA5	6	I/O	Port A0 to A5: I/O ports (large current output)	
PA6	1	I/O	Port A6: I/O port	

Table 2.2.4 Pin Names and Functions (4/4)

Pin Names	Number of Pins	I/O	Functions	
PA7	1	I/O	Port A7: I/O port	
SCOUT		Output	System clock output: Outputs system clock or 2 times oscillation clock for synchronizing to external circuit.	
WDTOUT	1	Output	Watchdog timer output pin	
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program.	
CLK	1	Output	Clock output: Outputs "System clock ÷ 2" clock.	
			Pulled-up during reset.	
			Can be disabled for reducing noise.	
ĒĀ	1	Input	Fixed to "1".	
AM8/ AM16	1	Input	Fixed to "1".	
ALE	1	Output	Address latch enable	
			(Can be disabled for reducing noise.)	
RESET	1	Input	Reset: Initializes LSI (with pull-up resistor).	
X1/X2	2	I/O	High-frequency oscillator connecting pin	
XT1	1	Input	Low-frequency oscillator connecting pin	
P96		I/O	Port 96: I/O port (Open-drain output)	
XT2	1	Output	Low-frequency oscillator connecting pin	
P97		I/O	Port 97: I/O port (Open-drain output)	
TEST1/TEST2	2	Output/Input	TEST1 should be connected with TEST2 pin. Do not connect to any other pins.	
VCC	3		Power supply pin (All VCC pins are connected to the power supply source.)	
VSS	3		GND pin (All VSS pins are connected to the GND (0 V).)	
AVCC	1		Power supply pin for AD converter	
AVSS	1		GND pin for AD converter (0 V)	

Note: Built-in pull-up/pull-down resistors can be released from the pins other than the $\overline{\text{RESET}}$ pin by software.

3. Operation

This section describes the functions and basic operational blocks of the TMP93CW46A devices. See the 7. "Points of Note and Restrictions" for the using notice and restrictions for each block.

3.1 CPU

The TMP93CW46A device has a built-in high-performance 16-bit CPU (900/L CPU). (For CPU operation, see TLCS-900/L CPU in the previous chapter.)

This section describes CPU functions unique to the TMP93CW46A that are not described in the previous chapter.

3.1.1 Reset

When resetting the TMP93CW46A microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then set the $\overline{\text{RESET}}$ input to low level at least for 10 system clocks (16 μs at 20 MHz). Thus, when turn on the switch, be set to the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input to low level at least for 10 system clocks.

Clock gear is initialized 1/16 mode by reset operation. It means that the system clock mode fsys is set to fc/32 (= $fc/16 \times 1/2$).

When reset is accepted, the CPU sets as follows:

Program counter (PC) according to reset vector that is stored 8000H to 8002H.

```
PC<7:0> \leftarrow Data located at 8000H
PC<15:8> \leftarrow Data located at 8001H
PC<23:16> \leftarrow Data located at 8002H
```

Note: The address in which the reset vector is stored depends on the respective derivative products.

- Stack pointer (XSP) for system mode to 100H.
- Status register <IFF2:0> to 111. (Sets mask register to interrupt level 7.)
- Status register <MAX> to 1. (Sets to maximum mode.)
- Status register <REP2:0> to 000. (Sets register banks to 0.)

When reset is released, instruction execution starts from PC (Reset vector). CPU internal registers other than the above are not changed.

When reset is accepted, processing for built-in I/Os, ports, and other pins are as follows.

- Initializes built-in I/O registers as per specifications.
- Sets port pins (including pins also used as built-in I/Os) to general-purpose input/output port mode.
- Sets WDTOUT pin to "0". (Resetting enables the watchdog timer.)
- Pulls up the CLK pin to 1.
- Sets the ALE pin to high impedance (High-Z).

Note 1: By resetting, register in the CPU except program counter (PC), status register (SR) and stack pointer (XSP) and the data in internal RAM are not changed.

Note 2: The CLK pin is pulled up during reset. When the voltage is put down externally, there is possible to cause malfunctions.

Figure 3.1.1 shows the reset timing chart of TMP93CW46A.





Figure 3.1.1 TMP93CW46A Reset Timing Chart

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP93CW46A.



Note: The 256-byte area from FFFF00H to FFFFFFH can not be used.


Figure 3.2.1 Memory Map

3.3 Standby Function

Standby control circuits consist of (1) System clock controller, (2) Prescaler clock controller, and (3) Standby controller.

The Oscillator operating mode is classified to (a) Single clock mode (Only X1, X2 pin), and (b) Dual clock mode (X1, X2, XT1, XT2 pin).

Figure 3.3.1 shows a transition figure. Figure 3.3.2 shows the block diagram.



(a) Signal Clock Mode Transition Figure




Figure 3.3.1 Transition Figure

The clock frequency input from X1, X2 pin is called fc, and the clock frequency selected by SYSCR1<SYSCK>, <GEAR2:0> is called system clock fFPH. The devided clock of fFPH is called system clock fSYS, and the 1 cycle of fSYS is called 1 state.

Table 3.3.1 Internal Operation and System Clock

				-			
	Operating	Oscillator				System Clock	
Mode		High Frequency (fc)	Low Frequency (fs)	CPU	Internal I/O	f _{SYS}	
	RESET			Reset	Reset	fc/32	
clock	NORMAL			Operate	Onorato	Description	
응	RUN	Oscillation	Cton		Operate	Programmable (fc/2, fc/4, fc/8, fc/16, fc/32)	
Single	IDLE2		Stop	Stop	Stop only AD		
	IDLE1				Stop	10/10, 10/02)	
	STOP	Stop				Stop	
	RESET		Stop	Reset	Reset	fc/32	
	NORMAL	Oscillation	Programmable		0	Programmable	
×	NORWAL			Operate		(fc/2, fc/4, fc/8, fc/16, fc/32)	
clock	SLOW	Programmable	Oscillation		Operate	fs/2	
Dual	RUN	0	-tll Oill-ti			Programmable	
	IDLE2	Oscillator using as sys	stem clock: Oscillation	Cton	Stop only AD	(fc/2, fc/4, fc/8,	
	IDLE1	Other oscillator. Progr	allillable	Stop	01	fc/16, fc/32, fs/2)	
	STOP	S	top		Stop	Stop	




Figure 3.3.2 Block Diagram of Dual Clock, Standby Circuits

		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
(006EH)	Read/Write	AEIN	VIEN	KAEN	RATEIN R/		WUEF	PRUNT	PRCKU
(000E11)	After reset	1	0	1	0	0	0	0	0
	Function	High-	Low-	High-	Low-	Slect clock	Warm-up		
	Tunction	frequency	frequency	frequency	frequency	after released	timer	Select presca	aler clock
		oscillator (fc)	oscillator (fs)	oscillator (fc)	oscillator	STOP mode	(Write)	00: f _{FPH} 01: fs	
		0: Stop	0: Stop	after	(fs) after	0: fc	0: Don't care	10: fc/16	
		1: Oscillation	1: Oscillation	released	released	1: fs	1: Start timer	11: (Reserve	d)
				STOP mode	STOP mode		(Read)	(-,
				0: Stop	0: Stop		0: End		
				1: Oscillation	1: Oscillation		warm-up		
							1: Not end		
							warm-up		
		7	6	5	4	3	2	1	0
SYSCR1	Bit symbol					SYSCK	GEAR2	GEAR1	GEAR0
(006FH)	Read/Write						R/		
	After reset					0	1	0	0
	Function					Select	•	alue of high fr	equency (fc)
						system clock	000: fc 001: fc/2		
						0: fc	001: 1c/2 010: fc/4		
						1: fs	010.1c/4 011: fc/8		
						1. 10	100: fc/16		
							101: (Resen	ved)	
							110: (Resen	,	
							111: (Resen	ved)	
		7	6	5	4	3	2	1	0
WDMOD	Bit symbol	WDTE	WDTP1	WDTP0	WARM	HALTM0	HALTM0	RESCR	DRVE
(005CH)	Read/Write				R/				
	After reset	1	0	0	0	0	0	0	0
	Function	WDT control	WDT detection	on time	Warm-up	Standby mod	de		
			45		timer			1: Connects	1: Drives
		1: Enable	00: 2 ¹⁵ /f _{SYS}		0: 2 ¹⁴ /	00: RUN mo		WDT	pin even in STOP
			01: 2 ¹⁷ /f _{SYS} 10: 2 ¹⁹ /f _{SYS}		inputted	01: STOP m 10: IDLE1 m		output to RESET	mode
			10. 2 /ISYS 11: 2 ²¹ /f _{SYS}		frequency 1: 2 ¹⁶ /	11: IDLE1 III		pin	mode
			11.2 /1878		inputted	I II. IDEEZ III	odc	internally.	
					frequency			micornany.	
		7	6	5	4	3	2	1	0
CKOCR	Bit symbol					SCOSEL	SCOEN	ALEEN	CLKEN
(006DH)	Read/Write						R/		
	After reset					0	1	0/1 ^(Note 2)	0/1 ^(Note 2)
	Function					SCOUT	SCOUT	ALE pin	CLK pin
						select	output	output	output
							control	control	control
	ĺ					0: f _{FPH}	0: I/O ports	0: High-Z	0: High-Z
						1:f _{SYS}	1: SCOUT	output	output
	ĺ						output	1: ALE	1: CLK
								output	output

Note 1: SYSCR1
bit7:4> and CKOCR
bit7:4> are read as "1".

Note 2: After reset, <ALEEN> and <CLKEN> bits are "0". (ALE and CLK is high impedance.)

During reset, CLK pin is internally pulled up regardless of the products.

Note 3: Writing "0" to SYSCR1<SYSCK> enables the low frequency oscillation circuit regardless of the value of SYSCR0<XTEN>.

Additionally, writing "1" to <SYSCK> register enables low frequency oscillation circuit regardless of the value of SYSCR0<XTEN>.

Figure 3.3.3 I/O Register about Dual Clock and Standby

3.3.1 System Clock Controller

The system clock controller generates system clock (fsys) for CPU core and internal I/O. It contains two oscillation circuits and clock gear circuit for high frequency (fc). The register SYSCR1<SYSCK> changes system clock to either fc or fs, SYSCR0<XEN>, <XTEN> controls enable/disable each oscillator, SYSCR1<GEAR2:0> changes high frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16), and these functions can reduce the power consumption.

The system clock (fsys) is set to fc/32 (fc/16 \times 1/2) because of <XEN> = "1", <XTEN> = "0", <SYSCK> = "0", <GEAR2:0> = "100" by resetting. For example, fsys is set to 0.5 MHz by resetting the case of 16 MHz oscillator is connected to X1, X2 pins.

The high-frequency (fc) and low-frequency (fs) clocks can be easily obtained by connecting a resonator to the X1/X2, XT1/XT2 pins, respectively. Clock input from an external oscillator is also possible.

The XT1, XT2 pins have also Port 96, 97 function. Therefore the case of single clock mode, the XT1, XT2 pins can be used as I/O port pins.




Figure 3.3.4 Examples of Resonator Connection

Note 1: Note on using low-frequency oscillation circuit

To connect the low-frequency resonator to port 96, 97, it is necessary to set the following to reduce the power consumption.

(Connecting with resonators)

P9CR<P96C, P97C> = "11", P9<P96:97> = "00"

(Connecting with oscillators)

P9CR<P96C, P97C> = "11", P9<P96:97> = "10"

Note 2: Accurate adjustment of the oscillation frequency

The CLK pin outputs 1/2 system clock frequency ($f_{SYS}/2$) to monitor the oscillation clock. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

(1) Switching NORMAL to SLOW mode

When the resonator is connected to X1, X2, or XT1, XT2 pin, the warm-up timer is used to change the operation frequency after getting stabilized oscillation. The warm-up time can be selected by WDMOD<WARM>. This starting and ending of warm-up timer are performed like the following example 1, 2 by program.

- Note 1: The warm-up timer is also used as a watchdog timer. So, when it is used as a warm-up timer, the watchdog timer must be disabled.
- Note 2: The case of using oscillator (Not resonator) with stabilized oscillation, a warm-up timer is not need.
- Note 3: The warm-up timer is operated by a oscillation clock. Therefore, warm-up time has an error.


Table 3.3.2 Warm-up Time

			_
Warm-up Time WDMOD <warm></warm>	Change to NORMAL	Change to SLOW	
0 (2 ¹⁴ /frequency)	0.8192 (ms)	500 (ms)	at fc
1 (2 ¹⁶ /frequency)	3.2768 (ms)	2000 (ms)	fs

at fc = 20 MHz,

Setting example 1


The case of changing from high frequency (fc) to low frequency (fs).



Setting example 2

The case of changing from low frequency (fs) to high frequency (fc).

SYSCR0 SYSCR1 WDCR WDMOD	EQU EQU EQU EQU RES	006EH 006FH 005DH 005CH 7, (WDMOD)	; Dischlor watchdog timer
WUP:	LD RES SET SET BIT JR RES RES SET	(WDCR), B1H 4, (WDMOD) 7, (SYSCR0) 2, (SYSCR0) 2, (SYSCR0) NZ, WUP 3, (SYSCR1) 6, (SYSCR0) 7, (WDMOD)	; Disables watchdog timer. ; Sets warm-up time to 2 ¹⁴ /fc. ; Enables high frequency (fc). ; Clears and starts warm-up timer. ; Detects end of warm-up timer. ; Changes f _{SYS} from fs to fc. ; Disables low-frequency oscillation. ; Enable watchdog timer



(2) Clock gear controller

When the high-frequency clock fc is selected at SYSCR1<SYSCK>= "0", the clock gear select register SYSCR1<GEAR2:0> sets fFPH to either fc, fc/2, fc/4, fc/8, fc/16. Switching fFPH with the clock gear reduces the power consumption.

Setting Example 3

The case of changing gear value of high frequency

(High-speed clock gear changing)

To change the clock gear, write the register value to SYSCR1<GEAR2:0> register. It is necessary the warm-up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (Instruction to execute the write cycle).

```
(Example)

SYSCR1 EQU 006FH

LD (SYSCR1), XXXX0001B ; Changes f<sub>SYS</sub> to fc/4.

LD (DUMMY), 00H ; Dummy instruction

Instruction to be executed by the clock gear after changing
```

3.3.2 Prescaler Clock Controller

The 9-bit prescaler provides a clock to 8-bit timers 0 and 1, 16-bit timers 4 and 5, and serial interfaces 0 to 4. And the 5-bit prescaler provides a clock to 8-bit PWMs 0 and 1.

The clock input to the 5-bit prescaler is a clock divided by 2 which is selected by fFPH, fc/16 or fs by SYSCR0<PRCK1:0> register.

The clock input to the 9-bit prescaler is a clock divided by 4 which is selected either fFPH or fc/16 by SYSCR0<PRCK1:0> register.

 $\mbox{\sc PRCK1:0>}$ register is initialized to "00" by resetting. The clock selected by $\mbox{\sc SYSCK>}$ is input.

When the IDLE 1 mode (Operates only oscillator) is used, set TRUN<PRRUN> to "0" to reduce the power consumption of 9, 5-bit prescaler before "HALT" instruction is executed.

3.3.3 Internal Clock Pin Output Function

(1) PA7/SCOUT pin

PA7/SCOUT pin outputs the internal clocks fFPH or fSYS.

The port A control register PACR<PA7C> and the clock output control register CKOCR<SCOEN, SCOSEL> specifies the clock and the pins. PA7/SCOUT pin is used as the input port by reset.

Table 3.3.3 shows pin states in the respective operation modes which is under condition that PA7/SCOUT pin is specified as SCOUT output.

 Operation Mode
 NORMAL, SLOW
 RUN, IDLE2, IDLE1
 STOP

 Output Clock
 Outputs f_{FPH} clock.
 Fixed to "0" or "1".

Table 3.3.3 SCOUT Pin States in the Operation Modes

(2) CLK pin

CLK pin outputs fsys divided by 2 internal clock.

Outputs are specified by the clock output control register CKOCR<CLKEN>. Writing "1" sets clock output, and writing "0" sets high impedance. After reset, CKOCR<CLKEN> is depended on each product types. It is necessary to set for each usage. Table 3.3.4 shows the value and operation after reset.

During reset, CLK pin is internally pulled up regardless of the value of <CLKEN> register.

Table 3.3.4 < CLKEN> and CLK Pin Operation after Reset

Type Number	CKOCR <clken></clken>	CLK Pin Operation
TMP93CW46A	0	High impedance

Note: To set <CLKEN> = "0" and set CLK pin to high impedance, pull up externally to prevent through current which follows to the input buffer of CLK pin.

3.3.4 Standby Controller

(1) HALT mode

When the HALT instruction is executed, the operating mode changes RUN, IDLE2, IDLE1 or STOP mode depending on the contents of the HALT mode setting register WDMOD<HALTM1:0>. Figure 3.3.5 shows the watchdog timer mode registers.




Figure 3.3.5 Watchdog Timer Mode Register

The futures of RUN, IDLE2, IDLE1 and STOP modes are as follows.

- 1. RUN: Only the CPU halts
- 2. IDLE2: The built-in oscillator and the specified I/O operates.
- 3. IDLE1: Only the built-in oscillator operates, while all other built-in circuits stop.
- 4. STOP: All internal circuits including the built-in oscillator stop. This greatly reduces power consumption.

The operations in the halt state is described in Table 3.3.5.

	HALT Mode	RUN	IDLE2	IDLE1	STOP
,	WDMOD <haltm1:0></haltm1:0>	00	11	10	01
	CPU		St	ор	
	I/O port	Keep the state wh	en the "HALT" instruct	ion was executed.	See Table 3.3.8
	8-bit timer				
_	8-bit PWM timer				
Block	16-bit timer				
	Serial channel	Operate		St	ор
	AD converter				
	Watchdog timer				
	Interrupt controller				

Table 3.3.5 I/O Operation during HALT Mode

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combinations between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.6.

• Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the HALT instruction exceeds the value of the interrupt mask register, the interrupt due to the source is processed after releasing the HALT mode, and CPU starts executing an instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the HALT mode is not executed. (In non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.)

However only for INTO interrupts, even if the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the HALT mode is executed. In this case, interrupt processing is not processed, and CPU starts executing the instruction next to the HALT instruction, but the interrupt request flag is held at "1".

Note: Usually, interrupts can release all halts status. However, the interrupts = ($\overline{\text{NMI}}$, INT0) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2/RUN are not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

• Release by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessary enough resetting time (3 ms or more) to set the operation of the oscillator to be stable.

When releasing the halt mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other setting contents are initialized. (Releasing due to interrupts keep the state before the "HALT" instruction is executed.)

Interrupt Enable Interrupt Disable Interrupt Receiving Status (Interrupt level) ≥ (Interrupt mask) (Interrupt level) < (Interrupt mask) HALT mode RUN IDLE2 IDLE1 **STOP** RUN IDLE2 IDLE1 **STOP** NMI INTWDT × Halt releasing source o*1 INT0 0 0 0 INT4 to 7 INTT0 to 3 INTTR4 to 7 INTRX0 to 4, TX0 to 4 **INTAD** RESET


Table 3.3.6 Halt Releasing Source and Halt Releasing Operation

- ◆: After releasing the HALT mode, CPU starts interrupt processing. (RESET initializes LSI.)
- o: After releasing the HALT mode, CPU starts executing an instruction that follows the HALT instruction.
- x: It can not be used to release the HALT mode.
- -: The priority level (Interrupt request level) of non-maskable interrupts is fixed to highest priority level "7". There is not this combination type.
- *1: Releasing the HALT mode is executed after passing the warm-up time.

Note: When releasing the HALT mode is executed by INT0 interrupt of the level mode in the interrupt enabled status, hold level "H" until starting interrupt processing. If level "L" is set before holding level "L", interrupt processing is correctly started.

(Example releasing "RUN" mode)

INT0 interrupt releases halt state when the RUN mode is on.



(3) Operation

1. RUN mode

In the RUN mode, the system clock continues to operate even after a HALT instruction is executed. Only the CPU stops executing the instruction. In the halt state, an interrupt request is sampled with the falling edge of the "CLK" signal.

Releasing the RUN mode is executed by the external/internal interrupts. (See Table 3.3.6 "Halt Releasing Source and Halt Releasing Operation".)

Figure 3.3.6 shows the interrupt timing for releasing the halt state by interrupts in the RUN/IDLE2 mode.




Figure 3.3.6 Timing Chart for Releasing the Halt State by Interrupt in RUN/IDLE2 Modes

2. IDLE2 mode

In the IDLE2 mode, the system clock is supplied to only specific internal I/O devices, and the CPU stops executing the current instruction.

In the IDLE2 mode, the halt state is released by an interrupt with the same timing as in the RUN mode. The IDLE2 mode is released by external/internal interrupt, except INTWDT/INTAD interrupts. (See Table 3.3.6 "Halt Releasing Source and Halt Releasing Operation".)

In the IDLE2 mode, the watchdog timer should be disabled before entering the halt status to prevent the watchdog timer interrupt occurring just after releasing the HALT mode.

IDLE1 mode

In the IDLE1 mode, only the internal oscillator operates. The system clock in the MCU stops, the CLK pin is fixed at the level "H" in the output enable (CKOCR<CLKEN>="1").

In the halt state, and interrupt request is sampled asynchronously with the system clock, however the halt release (Restart of operation) is performed synchronously with it

IDLE1 mode is released by external interrupts (NMI, INT0). (See Table 3.3.6 "Halt Releasing Source and Halt Releasing Operation".)

When the IDLE1 mode is used, setting TRUN<PRRUN> to "0" to stop 9, 5-bit prescaler before "HALT" instruction reduces the power consumption.

Figure 3.3.7 illustrates the timing for releasing the halt state by interrupts in the IDLE1 mode.




Figure 3.3.7 Timing Chart of Halt Released by Interrupts in IDLE1 Mode

4. STOP mode

The STOP mode is selected to stop all internal circuits including the internal oscillator. The pin status in the STOP mode is depended on setting the watchdog timer mode register WDMOD<DRVE>. (See Figure 3.3.5 for setting WDMOD<DRVE>.) Table 3.3.8 summarizes the state of these pins in the STOP mode.

The STOP mode is released by external interrupts (NMI, INTO). When the STOP mode is released, the system clock is started outputting after warm-up timer to get the stabilized oscillation. A warm-up time can be set using WDMOD<WARM>. See the example of warm-up time in Table 3.3.7.

In the system which supplies stable clock generated by an external oscillator, the warm-up time can be reduced using T45CR<QCU>.

Figure 3.3.8 illustrates the timing for releasing the halt state by interrupts in the STOP mode.




Figure 3.3.8 Timing Chart of Halt Released by Interrupt in STOP Mode

	Operation Clock after the STOP	Warm-up	Clock	
	Mode	WDMOD <warm> = 0</warm>	WDMOD <warm> = 1</warm>	CIOCK
ſ	fc	0.8192	3.2768	
	fc/2	1.6384	6.5536	
	fc/4	3.2768	13.1072	fc = 20 MHz
	fc/8	6.5536	26.2144	
	fc/16	13.1072	52.4288	
	fs	500	2000	fs = 32.768 kHz


Table 3.3.7 The Example of Warm-up Time after Releasing the STOP Mode

How to calculate the warm-up time

WDMOD<WARM> = "0": Operation clock after the 2^{14} /STOP mode WDMOD<WARM> = "1": Operation clock after the 2^{16} /STOP mode

The NORMAL/SLOW mode selection is possible after releasing STOP mode. This is selected by SYSCR0<RSYSCK> register. Therefore, setting to <RSYSCK>, <RXEN>, <RXTEN> is necessary before "HALT" instruction is executed.

(Setting example) The STOP mode is entered when the low frequency operates, and high frequency operates after releasing due to NMI.



Note: When different modes are used before and after STOP mode as the above mentioned, there is possible to release the HALT mode without changing the operation mode by acceptance of the halt release interrupt request during execution of "HALT" instruction (during 8 states). In the system which accepts the interrupts during execution "HALT" instruction, set the same operation mode before and after the STOP mode.

Table 3.3.8 Pin States in STOP Mode

Din Nama	1/0	TMP93	CW46A
Pin Name	I/O	<drve> = 0</drve>	<drve> = 1</drve>
P00 to P07	Input mode Output mode AD8 to AD15	_ _ _	Output
P10 to P17	Input mode Output mode AD0 to AD7	A	Output
P20 to P27	Input mode Output mode A0 to A7/A16 to A23	A	▲ Output
P30 (RD), P31 (WR)	Output pin	-	Output
P32 to P37	Input mode Output mode	PU* PU*	Input Output
P40, P41	Input mode Output mode	PU* PU*	Input Output
P42 (CS2 / CAS2)	Input mode Output mode	PD* PD*	Input Output
P5	Input mode	A	A
P6	Input mode	PU*	Input
	Output mode	PU*	Output
P7	Input mode	PU*	Input
D00 / D00	Output mode	PU*	Output
P80 to P86	Input mode Output mode	PU* PU*	Input
P87 (INT0)	Input mode	PU*	Output Input
POT (IINTU)	Output mode	PU PU	Output
	Input mode (INT0)	Input	Input
P90 to P95	Input mode	PU*	Input
	Output mode	PU*	Output
PA0 to PA6	Input mode	_	Input
	Output mode	_	Output
PA7	Input mode	-	Input
	Output mode, SCOUT	_	Output
NMI	Input pin	Input	Input
WDTOUT	Output pin	Output	Output
ALE	Output (<aleen> = 1)</aleen>	"L" level output	"L" level output
CLK	Output (<clken> = 1)</clken>	_	"H" level output
RESET	Input	Input	Input
ĒĀ	Input	Input	Input
AM8/ AM16	Input	Input	Input
X1	Input	-	-
X2	Output	"H" level output	"H" level output
P96	Input mode Output mode XT1	- - -	Input Output* –
P97	Input mode Output mode XT2	- - -	Input Output* –

-: Input for input mode/input pin is invalid; output mode/output pin is at high impedance.

Input: Input gate in operation. Fix input voltage to "L" or "H" so that input pin stays constant.

Output: Output state

Output*: Open-drain output state. Input gate in operation. Set output to "L" or attach pull-up pin so that the input gate stays constant.

PU: Programmable pull-up pin. Fix the pin to avoid through current since the input gate operates when a pull-up pin resistor is not set

PU*: Programmable pull-up pin. Input gate disable state. No through current even if the pin is set t high impedance.

PD*: Programmable pull-down pin. Input gate disable state. No through current even if the pin is set t high impedance.

\(\): When HALT instruction is executed and CPU stops at the address of the port register, input gate in operation. Fix the pin to avoid through current and change the program. In the other cases, input for input mode is invalid, output mode is at high impedance.

x: Cannot set.

Note: Port registers are used for controlling programmable pull up/pull down. If a pin is also used for an output function (e.g., TO1) and the output function is specified, whether pull up or pull down is selected depends on the output function data. If a pin is also used for an input function, whether pull up or pull down is selected depends on the port register setting value only.

3.4 Interrupts

Interrupts are controlled by the CPU interrupt mask register SR<IFF2:0> and the built-in interrupt controller.

TMP93CW46A has altogether the following 35 interrupt sources:

- Interrupts from the CPU ... 9
 (Software interrupts, and Illegal (Undefined) instruction execution)
- Interrupts from external pins (NMI, INTO and INT4 to INT7) ... 6
- Interrupts from built-in I/Os ... 20

A fixed individual interrupt vector number is assigned to each interrupt source; six levels of priority (Variable) can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority of 7.

When an interrupt is generated, the interrupt controller sends the value of the priority of the interrupt source to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the value of the highest priority (7 for non-maskable interrupts is the highest) to the CPU.

The CPU compares the value of the priority sent with the value in the CPU interrupt mask register <IFF2:0>. If the value is greater than that the CPU interrupt mask register, the interrupt is accepted. However software interrupts and illegal instruction execution interrupts are not compared with <IFF2:0>, the interrupt is processed. The value in the CPU interrupt mask register <IFF2:0> can be changed using the EI instruction. Executing EI n changes the contents of <IFF2:0> to n. For example, programming EI 3 enables acceptance of maskable interrupts with a priority of 3 or greater, and non-maskable interrupts which are set in the interrupt controller. The DI instruction operates in the same way as the EI 7 instruction, setting <IFF2:0> = 7. Since the priority values for maskable interrupts are 0 to 6, the DI instruction is used to disable maskable interrupts to be accepted. The EI instruction becomes effective immediately after execution.

In addition to the general-purpose interrupt processing mode described above, there is also a micro DMA processing mode. Micro DMA is a mode used by the CPU to automatically transfer byte or word data. It enables the CPU to process interrupts such as data saves to built-in I/Os at high speed.

Figure 3.4.1 is a flowchart showing overall interrupt processing.




Figure 3.4.1 Interrupt Processing Flowchart

3.4.1 General-purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows. In the software interrupts or the illegal instruction execution interrupts from CPU, the following (1) and (3) are not executed.

(1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt controller generates interrupt vectors in accordance with the default priority, then clears the interrupt request.

The default priority is fixed as follows: The smaller the vector value, the higher the priority.

- (2) The CPU pushes the program counter and the status register to the system stack area (Area indicated by the system mode stack pointer (XSP)).
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2:0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU increments the INTNEST (Interrupt nesting counter).
- (5) The CPU jumps to address stored at 8000H + interrupt vector, then starts the interrupt processing routine.

7D1 C 11 ·	1.	1	11	. 1	1		1 1	1
The following	diagram	Shows	ดแ	the	ahove	nrocessing	state 1	number
THE TOHOW HIS	anagram	DIIOWD	all	ULIC	above	processing	State	iiuiiibci.

Bus Width of	Bus Width of	Interrupt Processing State Number						
Stack Area	Stack Area Interrupt Vector Area		MIN Mode					
0 64	8 bits	35	31					
8-bit	16 bits	31	27					
40 hit	8 bits	29	27					
16-bit	16 bits	25	23					

To complete the interrupt processing, the RETI instruction is usually used. Executing this instruction restores the contents of the program counter and the status registers and decrements INTNEST (Interrupt nesting counter).

Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher than the value in the CPU mask register <IFF2:0>. The CPU mask register <IFF2:0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.


The interrupt request with a priority higher than the accepted now interrupt during the CPU is processing above (1) to (5) is accepted before the 1st instruction in the interrupt processing routine, causing interrupt processing to nest.

The CPU does not accept an interrupt request of the same level as that of the interrupt being processed. (Non-maskable interrupts can be accepted, causing interrupt processing to nest.)

Resetting initializes the CPU mask registers <IFF2:0> to 7; therefore, maskable interrupts are disabled.


The following (1) to (5) show a flowchart of interrupt processing.

(1) Maskable interrupt




During execution of the main program, the CPU accepts an interrupt request. The CPU increments the IFF so that the interrupts of level 1 are not accepted during processing the interrupt routine.

(2) Non-maskable interrupt




DI instruction is executed in the main program, so that the interrupts of only level 7 are accepted. The CPU does not increment the IFF even if the CPU accepts an interrupt request of level 7.

(3) Interrupt nesting




During processing the interrupts of level 3, the IFF is set to 4. When an interrupt with a level higher than level 4 is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.

(4) Software interrupt



The CPU accepts the software interrupt request during DI status (IFF = 7) because of the level 7. The IFF is not changed by the software interrupts.

(5) Interrupt sampling timing



If an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level. The program counter which returns at [5] is the start address of INTT0 interrupt routine.

Example: ___ (Underline): Instruction [1], [2] ... : Execution flow

The addresses 008000H to 0080FFH (256 bytes) of the TMP93CW46A are assigned for interrupt vector area.

Table 3.4.1 TMP93CW46A Interrupt Table


Default Priority	Туре	Interrupt Source			Address Refer to Vector				Micro DMA Start Vector				
1		Reset, or SW10 instruction	0	0	0	0	Н	8	0	0	0	Н	_
2		SWI 1 instruction	0	0	0	4	Н	8	0	0	4	Н	_
3		Illegal instruction, or SWI2	0	0	0	8	Н	8	0	0	8	Н	_
4		SWI 3 instruction	0	0	0	С	Н	8	0	0	С	Н	-
5	Non-	SWI 4 instruction	0	0	1	0	Н	8	0	1	0	Н	_
6	maskable	SWI 5 instruction	0	0	1	4	Н	8	0	1	4	Н	-
7		SWI 6 instruction	0	0	1	8	Н	8	0	1	8	Н	-
8		SWI 7 instruction	0	0	1	С	Н	8	0	1	С	Н	-
9		NMI: NMI pin	0	0	2	0	Н	8	0	2	0	Н	08H
10		INTWD: Watchdog timer	0	0	2	4	Н	8	0	2	4	Н	09H
11		INT0: INT0 pin	0	0	2	8	Н	8	0	2	8	Н	0AH
12		INT4: INT4 pin	0	0	2	С	Н	8	0	2	С	Н	0BH
13		INT5: INT5 pin	0	0	3	0	Н	8	0	3	0	Н	0CH
14		INT6: INT6 pin	0	0	3	4	Н	8	0	3	4	Н	0DH
15		INT7: INT7 pin	0	0	3	8	Н	8	0	3	8	Н	0EH
-		(Reserved)	0	0	3	С	Н	8	0	3	С	Н	-
16		INTT0: 8-bit timer0	0	0	4	0	Н	8	0	4	0	Н	10H
17		INTT1: 8-bit timer1	0	0	4	4	Н	8	0	4	4	Н	11H
18		INTT2: 8-bit timer2/PWM0	0	0	4	8	Н	8	0	4	8	Н	12H
19		INTT3: 8-bit timer3/PWM1	0	0	4	С	Н	8	0	4	С	Н	13H
20		INTTR4: 16-bit timer4 (TREG4)	0	0	5	0	Н	8	0	5	0	Н	14H
21		INTTR5: 16-bit timer4 (TREG5)	0	0	5	4	Н	8	0	5	4	Н	15H
22		INTTR6: 16-bit timer5 (TREG6)	0	0	5	8	Н	8	0	5	8	Н	16H
23	Maskable	INTTR7: 16-bit timer5 (TREG7)	0	0	5	С	Н	8	0	5	С	Н	17H
24	Maskabic	INTRX0: Serial receive (Channel 0)	0	0	6	0	Н	8	0	6	0	Н	18H
25		INTTX0: Serial send (Channel 0)	0	0	6	4	Н	8	0	6	4	Н	19H
26		INTRX1: Serial receive (Channel 1)	0	0	6	8	Н	8	0	6	8	Н	1AH
27		INTTX1: Serial send (Channel 1)	0	0	6	С	Н	8	0	6	С	Н	1BH
28		INTAD: AD conversion completion	0	0	7	0	Н	8	0	7	0	Н	1CH
29		INTRX2: Serial receive (Channel 2)	0	0	7	4	Н	8	0	7	4	Н	1DH
30		INTTX2: Serial send (Channel 2)	0	0	7	8	Н	8	0	7	8	Н	1EH
31		INTRX3: Serial receive (Channel 3)	0	0	7	С	Н	8	0	7	С	Н	1FH
32		INTTX3: Serial send (Channel 3)	0	0	8	0	Н	8	0	8	0	Н	20H
33		INTRX4: Serial receive (Channel 4)	0	0	8	4	Н	8	0	8	4	Н	21H
34		INTTX4: Serial send (Channel 4)	0	0	8	8	Н	8	0	8	8	Н	22H
-		(Reserved)	0	0	8	С	Н	8	0	8	С	Н	-
to		to			to					to			to
_		(Reserved)	0	0	F	С	Н	8	0	F	С	Н	-

Setting to reset/interrupt vector

1. Reset vector

H0008	PC<7:0>
8001H	PC<15:8>
8002H	PC<23:16>
8003H	XX

2. Interrupt vector (except reset vector)



(Setting example)

Reset vector: 8100H, NMI Vector: 9ABCH, INTAD Vector: 123456H.

ORG DL	8000H <u>008100</u> H	; Reset = 8100H
ORG DL	8020H <u>009ABC</u> H	; NMI = 9ABCH
ORG DL	8070H <u>123456</u> H	; INTAD = 123456H
ORG LD ORG LD	8100H A, B 1 9ABCH B, C	(cf) ORG, DL are the assembler directive. ORG: Control location counter DL: Define the long word (32 bits) data
ORG LD	123456H C, A	

3.4.2 Micro DMA

In addition to the conventional interrupt processing, the TMP93CW46A also has a micro DMA function. When an interrupt is accepted, in addition to an interrupt vector, the CPU receives data indicating whether processing is micro DMA mode or general purpose interrupt. If micro DMA mode is requested, the CPU performs micro DMA processing.

The micro DMA can process at very high speed compared with the TLCS-90 micro DMA because it has transfer parameters in dedicated registers in the CPU. Since those dedicated registers are assigned as CPU control registers, they can only be accessed by the LDC instruction.

(1) Micro DMA operation

Micro DMA operation starts when the accepted interrupt vector value matches the micro DMA start vector value set in the interrupt controller. The micro DMA has four channels so that it can be set for up to four types of interrupt source.

When a micro DMA interrupt is accepted, data is automatically transferred from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented. If the value in the counter after decrementing is other than 0, micro DMA processing is completed; if the value in the counter after decrementing is 0, general-purpose interrupt processing is performed. In read-only mode, which is provided for DRAM refresh, the value in the counter is ignored and dummy read is repeated.


32-bit control registers are used for setting transfer source/destination addresses. However, the TMP93CW46A has only 24 address pins for output. A 16-Mbyte space is available for the micro DMA.

There are two data transfer modes: One-byte mode and one-word mode. Incrementing, decrementing, and fixing the transfer source/destination address after transfer can be done in both modes. Therefore data can easily be transferred between I/O and memory and between I/Os. For details of transfer modes, see the description of transfer mode registers.

The transfer counter has 16 bits, so up to 65536 transfers (The maximum when the initial value of the transfer counter is 0000H.) can be performed for one interrupt source by micro DMA processing.

When the transfer counter is decremented to "0" after data is transferred with micro DMA, general-purpose interrupt processing is performed. After processing the general-purpose interrupt, starting the interrupts of the same channel restarts the transfer counter from 65536. If necessary, reset the transfer counter.

Interrupt sources processed by micro DMA processing are 26 sources with the micro DMA start vectors listed in Table 3.4.1.



Note 1: This is added 2 states the case of the bus width of source address area is 8 bits.

Note 2: This added 2 states the case of the bus width of destination address area is 8 bits.

Note 3: This may be a dummy cycle with instruction queue buffer.

Note 4: In the case of the word transfer mode.

Figure 3.4.2 Micro DMA Cycle (COUNT \neq 0)





Figure 3.4.3 Micro DMA Cycle (COUNT=0)

93CW46A-38

Timing chart in the previous page is a micro DMA cycle of the transfer address increment mode. (The other mode except the read-only mode is the same as this.) (Condition: MAX mode, 16-bit bus width for 16 Mbytes, 0 waits)


(2) Register configuration (CPU control register)



These control registers can be set only with "LDC cr, r" instruction.

(e.g.)	
LD	XWA, 100H
LDC	DMAS0, XWA
LD	XWA, 50H
LDC	DMAD0, XWA
LD	WA, 40H
LDC	DMAC0, WA
LD	A, 05H
LDC	DMAM0, A

(3) Transfer mode register: DMAM0 to DMAM3



Note 1: n: Corresponds to micro DMA channels 0 to 3.

DMADn+/DMASn+: Post-increment (Increments register value after transfer.)

DMADn-/DMASn-: Post-decrement (Decrement register value after transfer.)

Note 2: Execution time: When setting source address/destination address area to 16-bit bus, 0 waits.

Clock condition: fc = 20 MHz, Clock gear: 1 (fc)

Note 3: Do not use the codes other than the above mentioned codes for transfer mode register.

<Example for usage of read only mode (DRAM refresh)>

* Clock condition

System clock: High speed (fc)
Clock gear: 1 (fc)

When the hardware configuration is as follows:

DRAM mapping size: 1 Mbyte

DRAM data bus size: 8 bits

DRAM mapping address range: 100000H to 1FFFFFH

Set the following registers first; refresh is performed automatically.

1. Register initial value setting

LD XIX, 100000H

LDC DMASO, XIX ... Mapping start address

LD A, 00001010B

LDC DMAMO, A ... Read only mode (for DRAM refresh)

2. Timer setting

Set the timers so that interrupts are generated at intervals of $62.5~\mu s$ or less.

3. Interrupt controller setting

Set the timer interrupt mask higher than the other interrupts mask. Write the above timer interrupt vector value in the micro DMA start vector register, DMAOV.

(Operation description)

The DRAM data bus is an 8-bit bus and the micro DMA is in read-only mode (4 bytes), so refresh is performed for four times per interrupt.

When a 512 refresh/8 ms DRAM is connected, DRAM refresh is performed sufficiently if the micro DMA is started every 15.625 μ s \times 4 = 62.5 μ s or less, since the timing is 15.625 μ s/refresh.

(Overhead)

Each processing time by the micro DMA is 1.8 μs (18 states) at 20 MHz with an 8-bit data bus.

In the above example, the high-speed micro DMA is started every 62.5 μ s, 1.8 μ s/62.5 μ s = 0.0288; thus, the overhead is 2.88%.

(Note)

When the bus is released which must wait to accept the interrupt, DRAM refresh is not performed because of the micro DMA is generated by an interrupt.

3.4.3 Interrupt Controller

Figure 3.4.4 is a block diagram of the interrupt circuits. The left half of the diagram shows the interrupt controller; the right half includes the CPU interrupt request signal circuit and the halt release signal circuit.

Each interrupt channel (Total of 26 channels) in the interrupt controller has an interrupt request flag, interrupt priority setting register, and a register for storing the micro DMA start vector. The interrupt request flag is used to latch interrupt requests from peripheral devices.

The flag is cleared to 0 at the following conditions.

- At reset
- When the CPU reads the interrupt vector after acceptance of interrupt
- When the CPU executes an instruction that clears the interrupt of that channel (Writes 0 in <IxxC> of the interrupt priority setting register).

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

INTE0AD \leftarrow ----- Zero-clears the INT0 flip-flop.

The status of the interrupt request flag is detected by reading the clear bit. Detects whether there is an interrupt request for an interrupt channel.

The interrupt priority can be set by writing the priority in the interrupt priority setting register (e.g., INTE0AD, INTE45, etc.) provided for each interrupt source. Interrupt levels to be set are from 1 to 6. Writing 0 or 7 as the interrupt priority disables the corresponding interrupt request. The priority of the non-maskable interrupt (NMI pin, watchdog timer, etc.) is fixed to 7. If interrupt requests with the same interrupt level are generated simultaneously, interrupts are accepted in accordance with the default priority.

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> set in the status register by the interrupt request signal with the priority value sent; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR<IFF2:0>. Interrupt requests where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine. When interrupt processing is completed (After execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has four registers used to store the micro DMA start vector. These are I/O registers. Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter registers (e.g., DMAS and DMAD) prior to the micro DMA processing.




Figure 3.4.4 Block Diagram of Interrupt Controller

(1) Interrupt priority setting register

			1	1	1	1	1			
Sy	/mbol	Address	7	6	5	4	3	2	1	0
			IADC	IADM2	IADM1	IADM0	I0C	I0M2	I0M1	I0M0
INIT	FEAAD	007011	R/W		W		R/W		W	
IN I	INTEOAD 0070H		0	0	0	0	0	0	0	0
				IN	TAD	•		IN	T0	
			I5C	I5M2	I5M1	I5M0	I4C	I4M2	I4M1	I4M0
			R/W		W		R/W		W	
IN	TE45	0071H	0	0	0	0	0	0	0	0
			0		T ∪ NT5		0		T4	0
			170		1	171.40	100		ì	101.40
			I7C	17M2	I7M1	17M0	I6C	I6M2	I6M1	16M0
IN	TE67	0072H	R/W		W	ı	R/W		W	1
			0	0	0	0	0	0	0	0
				- IN	NT7	1		. IN	T6	
			IT1C	IT1M2	IT1M1	IT1M0	IT0C	IT0M2	IT0M1	IT0M0
INIT	TET10	0073H	R/W		W		R/W		W	
IINI	12110	007311	0	0	0	0	0	0	0	0
				INTT1	(Timer 1)			INTT0 (Timer 0)	
			IPW1C	IPW1M2	IPW1M1	IPW1M0	IPW0C	IPW0M2	IPW0M1	IPW0M0
			R/W		W		R/W		W	
INTE	EPW10	0074H	0	0	0	0	0	0	0	0
							- 0			0
				1	ner 3/PWM1)	.=	.=		er 2/PWM0)	
			IT5C	IT5M2	IT5M1	IT5M0	IT4C	IT4M2	IT4M1	IT4M0
INT	TET54	0075H	R/W		W	1	R/W		W	ı
			0	0	0	0	0	0	0	0
				INTTR5	(TREG5)			INTTR4	(TREG4)	
			IT7C	IT7M2	IT7M1	IT7M0	IT6C	IT6M2	IT6M1	IT6M0
INIT	TET76	0076H	R/W		W		R/W		W	
IINI	10176	0076⊓	0	0	0	0	0	0	0	0
				INTTR7	(TREG7)	•		INTTR6	(TREG6)	
			ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
			R/W	117101112	W	117101110	R/W		W	
IN	TES0	0077H	0	0	0	0	0	0	0	0
					TTX0		- 0		RX0	0
			ITV40	1	1	IT)/4140	IDVIA	1		100/4140
			ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
IN	TES1	007011	R/W		W		R/W		W	
		0078H			I					
		0078H	0	0	0	0	0	0	0	0
		0078H			I	0	0		0 RX1	0
		0078H			0	0 ITX2M0	0 IRX2C			0 IRX2M0
INI-			0	IN	0 TTX1			INT	RX1	1
IN	TES2	0078H	0 ITX2C	IN	0 TTX1 ITX2M1		IRX2C	INT	RX1 IRX2M1	1
IN			0 ITX2C R/W	INT ITX2M2	0 ITX1 ITX2M1 W	ITX2M0	IRX2C R/W	INT IRX2M2	RX1 IRX2M1 W	IRX2M0
IN			0 ITX2C R/W 0	IN7 ITX2M2 0 IN7	0 TTX1 ITX2M1 W 0	ITX2M0	IRX2C R/W 0	INT IRX2M2 0 INT	RX1 IRX2M1 W 0 RX2	IRX2M0
	TES2	0059H	0 ITX2C R/W 0 ITX3C	INT ITX2M2	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1	ITX2M0	IRX2C R/W 0	INT IRX2M2	RX1 IRX2M1 W 0 RX2 IRX3M1	IRX2M0
			0 ITX2C R/W 0 ITX3C R/W	INT ITX2M2 0 INT ITX3M2	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W	0 ITX3M0	IRX2C R/W 0 IRX3C R/W	INT IRX2M2 0 INT IRX3M2	RX1 IRX2M1 W 0 RX2 IRX3M1 W	IRX2M0 0 IRX3M0
	TES2	0059H	0 ITX2C R/W 0 ITX3C	0 INT ITX3M2 0 O	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W 0 TX2	ITX2M0	IRX2C R/W 0	INT IRX2M2 0 INT IRX3M2	RX1 IRX2M1 W 0 RX2 IRX3M1 W	IRX2M0
	TES2	0059H	ITX2C R/W 0 ITX3C R/W	INT ITX2M2 0 INT ITX3M2 0 INT	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W 0 TTX3	0 ITX3M0 0	IRX2C R/W 0 IRX3C R/W 0	INT IRX2M2 0 INT IRX3M2 0 INT	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3	0 IRX3M0 0
	TES2	0059H	ITX2C R/W 0 ITX3C R/W 0	0 INT ITX3M2 0 O	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W 0 TTX3 ITX4M1	0 ITX3M0	IRX2C R/W 0 IRX3C R/W 0 IRX4C	INT IRX2M2 0 INT IRX3M2	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1	IRX2M0 0 IRX3M0
IN⁻	TES2	0059H	ITX2C R/W 0 ITX3C R/W 0 ITX4C R/W	INT ITX2M2 0 INT ITX3M2 0 INT ITX4M2	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W 0 TTX3 ITX4M1 W	0 ITX2M0 0 ITX3M0 0 ITX4M0	IRX2C R/W 0 IRX3C R/W 0 IRX4C R/W	INT IRX2M2 0 INT IRX3M2 0 INT IRX4M2	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W	0 IRX3M0 0 IRX4M0
IN	TES2	0059H 005AH	ITX2C R/W 0 ITX3C R/W 0	IN1 ITX2M2 0 IN1 ITX3M2 0 ITX4M2 0 0	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W 0 TTX3 ITX4M1 W 0	0 ITX3M0 0	IRX2C R/W 0 IRX3C R/W 0 IRX4C	INT IRX2M2 0 INT IRX3M2 0 INT IRX4M2	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W 0	0 IRX3M0 0
IN	TES2	0059H 005AH	ITX2C R/W 0 ITX3C R/W 0 ITX4C R/W	IN1 ITX2M2 0 IN1 ITX3M2 0 ITX4M2 0 0	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W 0 TTX3 ITX4M1 W	0 ITX2M0 0 ITX3M0 0 ITX4M0	IRX2C R/W 0 IRX3C R/W 0 IRX4C R/W	INT IRX2M2 0 INT IRX3M2 0 INT IRX4M2	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W	0 IRX3M0 0 IRX4M0
IN	TES2	0059H 005AH	ITX2C R/W 0 ITX3C R/W 0 ITX4C R/W	IN1 ITX2M2 0 IN1 ITX3M2 0 ITX4M2 0 0	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W 0 TTX3 ITX4M1 W 0	0 ITX2M0 0 ITX3M0 0 ITX4M0	IRX2C R/W 0 IRX3C R/W 0 IRX4C R/W	INT IRX2M2 0 INT IRX3M2 0 INT IRX4M2	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W 0	0 IRX3M0 0 IRX4M0
IN ⁻	TES2 TES3	0059H 005AH 005BH	ITX2C R/W 0 ITX3C R/W 0 ITX4C R/W 0	INT ITX2M2 0 INT ITX3M2 0 INT ITX4M2 0 INT ITX4M2	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W 0 TTX3 ITX4M1 W 0	0 ITX2M0 0 ITX3M0 0 ITX4M0	IRX2C R/W 0 IRX3C R/W 0 IRX4C R/W 0 IRX4C	INT IRX2M2 0	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W 0	0 IRX3M0 0 IRX4M0
IN⁻	TES2 TES3 TES4	0059H 005AH 005BH	ITX2C R/W 0 ITX3C R/W 0 ITX4C R/W 0	INT ITX2M2 0 INT ITX3M2 0 INT ITX4M2 0 INT ITX4M2	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W 0 TTX3 ITX4M1 W 0 TTX4	0 ITX2M0 0 ITX3M0 0 ITX4M0 0	IRX2C R/W 0 IRX3C R/W 0 IRX4C R/W	INT IRX2M2 0	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W 0	0 IRX3M0 0 IRX4M0
IN ⁻	TES2 TES3 TES4	0059H 005AH 005BH	ITX2C R/W 0 ITX3C R/W 0 ITX4C R/W 0	INT ITX2M2 O	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W 0 TTX3 ITX4M1 W 0 TTX3 ITX4M1 Prohibits interi	ITX2M0 0 ITX3M0 0 ITX4M0 0 upt request.	IRX2C R/W 0 IRX3C R/W 0 IRX4C R/W 0 IRX4C R/W 0	INT IRX2M2 0	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W 0	0 IRX3M0 0 IRX4M0
IN ⁻	TES2 TES3 TES4	0059H 005AH 005BH	ITX2C R/W 0 ITX3C R/W 0 ITX4C R/W 0	INT ITX2M2 0 INT ITX3M2 0 INT ITX4M2 0 INT ITX4M2	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W 0 TTX3 ITX4M1 W 0 TTX4	ITX2M0 0 ITX3M0 0 ITX4M0 0	IRX2C R/W 0 IRX3C R/W 0 IRX4C R/W 0 IRX4C R/W 0 Function (Write	INT IRX2M2 0	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W 0	0 IRX3M0 0 IRX4M0
IN ⁻	TES2 TES3 TES4 Name	0059H 005AH 005BH	ITX2C R/W 0 ITX3C R/W 0 ITX4C R/W 0 ITX4C R/W 1 ITX4C R/W 1 ITX4C R/W 1 ITX4C R/W 1 ITX4C	INT ITX2M2 0 INT ITX3M2 0 INT ITX4M2 0 INT ITX4M0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 TTX1 ITX2M1 W 0 TTX2 ITX3M1 W 0 TTX3 ITX4M1 W 0 TTX4 Prohibits interrusts sets interrupt Sets interrupt Sets interrupt Sets interrupt Sets interrupt	ITX2M0 0 ITX3M0 0 ITX4M0 0 output request. request level to request	IRX2C R/W 0 IRX3C R/W 0 IRX4C	INT IRX2M2 0	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W 0	0 IRX3M0 0 IRX4M0
IN ⁻	TES2 TES3 TES4 xxt/v 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 1 0	0059H 005AH 005BH	ITX2C R/W 0	IN1 ITX2M2 0 IN1 ITX3M2 0 IN1 ITX4M2 0 IN1 ITX4M0 0 1 0 1 0 1	OTTX1 ITX2M1 W OTTX2 ITX3M1 OTTX3 ITX4M1 W OTTX4 Prohibits interrupt: Sets interrupt: Sets interrupt: Sets interrupt: Sets interrupt: Sets interrupt:	ITX2M0 0 ITX3M0 0 ITX4M0 0 upt request.request level to request leve	IRX2C R/W 0 IRX3C R/W 0 IRX4C R/W 0 IRX4C R/W 0 Function (Write	INT IRX2M2 0	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W 0	0 IRX3M0 0 IRX4M0
IN ⁻	TES2 TES3 TES4	0059H 005AH 005BH	ITX2C R/W 0 ITX3C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W ITX4C R/W 0 ITX4C R/W ITX4C R/	INT ITX2M2 0 INT ITX3M2 0 INT ITX4M2 0 INT ITX4M0 0 1 0 1 0 1	OTTX1 ITX2M1 W OTTX2 ITX3M1 W OTTX3 ITX4M1 W OTTX4 Prohibits inter Sets interrupt Sets interrup	ITX2M0 0 ITX3M0 0 ITX4M0 0 upt request level to req	IRX2C R/W 0 IRX3C R/W 0 IRX4C R/W 0 IRX4C R/W 0 Function (Write 0 "1". "2". "3". "4". "5"5".	INT IRX2M2 0	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W 0	0 IRX3M0 0 IRX4M0
IN ⁻	TES2 TES3 TES4 xxt/v 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 1 0	0059H 005AH 005BH	ITX2C R/W 0	IN1 ITX2M2 0 IN1 ITX3M2 0 IN1 ITX4M2 0 IN1 ITX4M0 0 1 0 1 0 1	OTTX1 ITX2M1 W OTTX2 ITX3M1 OTTX3 ITX4M1 W OTTX4 Prohibits interrupt: Sets interrupt: Sets interrupt: Sets interrupt: Sets interrupt: Sets interrupt:	ITX2M0 0 ITX3M0 0 ITX4M0 0 ITX4M0 o cupt request level to request	IRX2C R/W 0 IRX3C R/W 0 IRX4C R/W 0 IRX4C R/W 0 Function (Write 0 "1". "2". "3". "4". "5"5".	INT IRX2M2 0	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W 0	0 IRX3M0 0 IRX4M0
IN ⁻	TES2 TES3 TES4 kxMM 0 0 0 0 0 0 1 1 1 1	0059H 005AH 005BH	0 ITX2C R/W 0 ITX3C R/W 0 ITX4C R/W 0 ITX4C R/W 0 ITX4C R/W 1 ITX4	INT ITX2M2 0 INT ITX3M2 0 INT ITX4M2 0 INT ITX4M0 1 0 1 1 0 1	O TX1 ITX2M1 W O TX2 ITX3M1 W O TX3 ITX4M1 W O TX4 Prohibits inter Sets interrupt Prohibits inter	ITX2M0 0 ITX3M0 0 ITX4M0 0 ITX4M0 o cupt request level to request	IRX2C R/W 0 IRX3C R/W 0 IRX4C R/W 0 IRX4C R/W 0 Function (Write 0 "1". "2". "3". "4". "5"5".	INT IRX2M2 0	RX1 IRX2M1 W 0 RX2 IRX3M1 W 0 RX3 IRX4M1 W 0 RX4	0 IRX3M0 0 IRX4M0

Note 1: Read-modify-write is prohibited.

Note 2: Note about clearing interrupt request flag

Indicates interrupt request


The interrupt request flag of INTAD, INTRX0 to INTRX4 are not cleared by writing "0" to IxxC because of they are level interrupts. They can be cleared only by resetting or reading the conversion value or the receive buffer.

- Don't care -

←Bit symbol ←Read/Write ←After reset ←Interrupt source

(2) External interrupt control

Interrupt Input Mode Control Register



Note 1: The INT0 pin can also be used for standby release as described later. Even if the pin is not used for standby release, setting this register to "0" maintains the port function during standby mode.

Note 2: Case of changing from level to edge for INT0 pin mode execution example:

LD (INTE0AD), XXXX0000B ; INT0 disable, clean the request flag

LD (IIMC), XXXXX10XB ; Change from level to edge

LD (INTE0AD), XXXX0nnnB ; Set interrupt level "n" for INT0, clear the request flag

Note 3: Read-modify-write is prohibited.

INT7

P85

Note 4: IIMC<Bit7:3> is always read as "1".

Note 5: See electrical characteristics in section 4 for external interrupt input pulse.

Figure 3.4.5 Interrupt Input Mode Control Register

Interrupt Pin Name Mode Setting Method IIMC<NMIREE> = 0 Falling edge NMI Falling and rising IIMC<NMIREE> = 1 edges IIMC < IOLE > = 0, < IOIE > = 1Rising edge INT₀ P87 High level IIMC < I0LE > = 1, < I0IE > = 1T4MOD < CAP12M1:0 > = 0, 0 or 0, 1 or 1, 1Rising edge INT4 P80 T4MOD < CAP12M1:0 > = 1, 0Falling edge INT5 P81 Rising edge T5MOD < CAP34M1:0 > = 0, 0 or 0, 1 or 1, 1Rising edge INT6 P84 Falling edge T5MOD < CAP34M1:0 > = 1, 0

Table 3.4.2 Setting of External Interrupt Pin Functions

Rising edge

(3) Micro DMA start vector

When the CPU reads the interrupt vector after accepting an interrupt, it simultaneously compares the bits 2 to 7 of the interrupt vector with each channel's micro DMA start vector. When both match, the interrupt is processed in micro DMA mode for the channel whose value matched.

If the interrupt vector matches more than two channel, the channel with the lower channel number has a higher priority.

				Micro D	MA 0 Start	Vector			
		7	6	5	4	3	2	1	0
DMA0V	Bit symbol			DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
(007CH)	Read/Write					V	V		
	After reset			0	0	0	0	0	0
	Function		Micro DMA	channel 0 pro	cessed by ma	tching bits 2 t	o 7 of the inte	errupt vector.	
				Micro D	MA 1 Start	Vector			
		7	6	5	4	3	2	1	0
DMA1V	Bit symbol			DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
(007DH)	Read/Write					V	V		
	After reset			0	0	0	0	0	0
	Function		Micro DMA	channel 1 pro	cessed by ma	tching bits 2 t	o 7 of the inte	errupt vector.	
				Micro D	MA 2 Start	Vector			
		7	6	5	4	3	2	1	0
DMA2V	Bit symbol			DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
(007EH)	Read/Write					V	V		
	After reset			0	0	0	0	0	0
	Function		Micro DMA	channel 2 pro	cessed by ma	tching bits 2 t	o 7 of the inte	errupt vector.	
				Micro D	MA 3 Start	Vector			
		7	6	5	4	3	2	1	0
DMA3V	Bit symbol			DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
(007FH)	Read/Write					V	V		
	After reset			0	0	0	0	0	0
	Function		Micro DMA	channel 3 pro	cessed by ma	tching bits 2 t	o 7 of the inte	errupt vector.	

Note: Read-modify-write is not possible for DMA0V to DMA3V.

Figure 3.4.6 Micro DMA Start Vector Register

(4) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently of each other. Therefore, if the instruction used to clear an interrupt request flag of an interrupt is fetched before the interrupt is generated, it is possible that the CPU might execute the fetched instruction to clear the interrupt request flag while reading the interrupt vector after accepting the interrupt.

To avoid the above occurring, clear the interrupt request flag by entering the instruction to clear the flag after the DI instruction. In the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing instruction and following more than one instruction are executed. When EI instruction is placed immediately after clearing instruction, an interrupt becomes enable before interrupt request flags are cleared.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POR SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

3.5 Functions of Ports

The TMP93CW46A has 79 bits for I/O ports.

These port pins have I/O functions for the built-in CPU and internal I/Os as well as general-purpose I/O port functions. Table 3.5.1 lists the function of each port pin. Table 3.5.2 lists I/O registers and specification.

Table 3.5.1 Functions of Ports

(R: \uparrow = with programmable pull-up resistor \downarrow = with programmable pull-down resistor)

Port Name	Pin Name	Number of Pins	Direction	R	Direction Setting Unit	Pin Name for Built-in Function
Port 0	P00 to P07	8	I/O	_	Bit	AD0 to AD7
Port 1	P10 to P17	8	I/O	_	Bit	AD8 to AD15/A8 to A15
Port 2	P20 to P27	8	I/O	\downarrow	Bit	A0 to A7/A16 to A23
Port 3	P30	1	Output	_	(Fixed)	RD
	P31	1	Output	_	(Fixed)	WR
	P32	1	I/O	↑	Bit	HWR
	P33	1	I/O	↑	Bit	WAIT
	P34	1	I/O	↑	Bit	BUSRQ
	P35	1	I/O	↑	Bit	BUSAK
	P36	1	I/O	↑	Bit	R/ W
	P37	1	I/O	↑	Bit	RAS
Port 4	P40	1	I/O	↑	Bit	CS0 / CASO
	P41	1	I/O	↑	Bit	CS1 / CAS1
	P42	1	I/O	\downarrow	Bit	CS2 / CAS2
Port 5	P50 to P57	8	Input	_	(Fixed)	AN0 to AN7
Port 6	P60	1	I/O	↑	Bit	TXD2
	P61	1	I/O	↑	Bit	RXD2
	P62	1	I/O	↑	Bit	CTS2 /SCLK2
	P63	1	I/O	↑	Bit	TXD3
	P64	1	I/O	↑	Bit	RXD3
	P65	1	I/O	↑	Bit	CTS3 /SCLK3
	P66	1	I/O	↑	Bit	TXD4
	P67	1	I/O	↑	Bit	RXD4
Port 7	P70	1	I/O	↑	Bit	TI0
	P71	1	I/O	↑	Bit	TO1
	P72	1	I/O	↑	Bit	TO2
	P73	1	I/O	↑	Bit	TO3
Port 8	P80	1	I/O	↑	Bit	TI4/INT4
	P81	1	I/O	↑	Bit	TI5/INT5
	P82	1	I/O	↑	Bit	TO4
	P83	1	I/O	1	Bit	TO5
	P84	1	I/O	1	Bit	TI6/INT6
	P85	1	I/O	1	Bit	TI7/INT7
	P86	1	I/O	1	Bit	TO6
	P87	1	I/O	1	Bit	INT0
Port 9	P90	1	I/O	1	Bit	TXD0
	P91	1	I/O	1	Bit	RXD0
	P92	1	I/O	1	Bit	CTS0 /SCLK0
	P93	1	I/O	1	Bit	TXD1
	P94	1	I/O	↑	Bit	RXD1
	P95	1	I/O	↑	Bit	SCLK1
	P96	1	I/O	_	Bit	XT1
	P97	1	I/O	_	Bit	XT2
Port A	PA0 to PA6	7	I/O	_	Bit	
	PA7	1	I/O	_	Bit	SCOUT

Table 3.5.2 I/O Registers and Specification (1/2)

Dort	None	Charification		I/O Registe	er
Port	Name	Specification	Pn	PnCR	PnFC
Port 0	P00 to P07	Input port	×	0	
		Output port	×	1	None
		AD0 to AD7 bus	×	×	
Port 1	P10 to P17	Input port	×	0	0
		Output port	×	1	0
		AD8 to AD15 bus	×	0	1
		A8 to A15 output	×	1	0
Port 2	P20 to P27	Input port (without PD)	1	0	0
		Input port (with PD)	0	0	0
		Output port	×	1	0
		A0 to A7 output	1	0	1
		A16 to A23 output	1	1	0
Port 3	P30	Output port	×		0
		Outputs RD only when accessing external space	1	None	1
		Always outputs RD	0		1
	P31	Output port	×	None	0
		Outputs WR only when accessing external space	×	None	1
	P32 to P37	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	×	1	0
	P32	HWR output	×	1	1
	P33	WAIT input (without PU)	0	0	None
		WAIT input (with PU)	1	0	None
	P34	BUSRQ input (without PU)	0	0	1
		BUSRQ input (with PU)	1	0	1
	P35	BUSAK output	×	1	1
	P36	R/W output	×	1	1
	P37	RAS output	×	1	1
Port 4	P40 to P41	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	×	1	0
	P42	Input port (without PD)	1	0	0
		Input port (with PD)	0	0	0
		Output port	×	1	0
	P40	CS0 output (Note 1)	×	1	1
	P41	CS1 output (Note 1)	×	1	1
	P42	CS2 output (Note 1)	×	1	1
Port 5	P50 to P57	Input port	×		1
1 0.1 0	1 00 10 1 07	AN0 to AN7 input (Note 2)	×	- No	one
Port 6	P60 to P67	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	×	1	0
	P60	TXD2 output	×	1	1
	P63	TXD3 output	×	1	1
	P66	TXD4 output	×	1	1
	P61	RXD2 input (without PU)	0	0	
		RXD2 input (with PU)	1	0	None
	P64	RXD3 input (without PU)	0	0	
	1	RXD3 input (with PU)	1	0	None

X: Don't care

Note 1: CS/WAIT control registers BnCH<BnCAS> selects the wave form output from P40 to P42 pin, $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ or $\overline{\text{CAS0}}$ to $\overline{\text{CAS2}}$.

Note 2: The channel for AD converter input is selected by ADMOD2<ADCHn>.

Table 3.5.3 I/O Registers and Specification (2/2)

POrt.	Name	Specification		I/O Registe	er
Port	Ivallie	Specification	Pn	PnCR	PnFC
Port 6	P67	RXD4 input (without PU)	0	0	None
		RXD4 input (with PU)	1	0	140110
	P62	SCLK2 output	×	1	1
		CTS2 /SCLK2 input (without PU)	0	0	0
		CTS2 /SCLK2 input (with PU)	1	0	0
	P65	SCLK3 output	×	1	1
	. 55	CTS3 /SCLK3 input (without PU)	0	0	0
		CTS3 /SCLK3 input (with PU)	1	0	0
Do:# 7	P70 to P73				
Port 7	P70 t0 P73	Input port (without PU) Input port (with PU)	0	0	0
		Output port		1	0
	P70	TI0 input (without PU)	× 0		U
	P70	TIO input (with PU)	1	0	None
	P71	TO1 output port		1	1
	P72	TO2 output port	×	1	1
	P73	TO3 output port	×	1	1
Port 8	P80 to P87	Input port (without PU)	× 0	0	0
FULO	F 60 10 F 67	Input port (with PU)	1	0	0
		Output port	X	1	0
	P80	TI4/INT4 input (without PU)	0	0	U
	1 00	TI4/INT4 input (with PU)	1	0	None
	P81	TI5/INT5 input (with PU)	0	0	
	101	TIS/INTS input (with PU)	1	0	None
	P84	TI6/INT6 input (with FU)	0	0	
	1 04	TI6/INT6 input (with PU)	1	0	None
	P85	TI7/INT7 input (without PU)	0	0	
	1 00	TI7/INT7 input (with PU)	1	0	None
	P82	TO4 output	×	1	1
	P83	TO5 output	×	1	1
	P86	TO6 output	×	1	1
	P87	INTO input (without PU)	0	0	
	(Note 3)	INTO input (with PU)	1	0	None
Port 9	P90 to P95	Input port (without PU)	0	0	0
		Input port (with PU)	1	0	0
		Output port	×	1	0
	P90	TXD0 output	×	1	1
	P90 P93	TXD0 output TXD1 output		1 1	
			Х		1 1
	P93	TXD1 output	×	1	1
	P93	TXD1 output RXD0 input (without PU)	× × 0	1 0	1 1 None
	P93 P91	TXD1 output RXD0 input (without PU) RXD0 input (with PU)	× × 0 1	1 0 0	1 1 None
	P93 P91	TXD1 output RXD0 input (without PU) RXD0 input (with PU) RXD1 input (without PU)	× × 0 1 1 0	1 0 0 0	1 1 None
	P93 P91 P94	TXD1 output RXD0 input (without PU) RXD0 input (with PU) RXD1 input (without PU) RXD1 input (with PU) RXD1 input (with PU)	× × 0 1 0 1	1 0 0 0	1 1 None None
	P93 P91 P94	TXD1 output RXD0 input (without PU) RXD0 input (with PU) RXD1 input (without PU) RXD1 input (with PU) SCLK0 output CTS0 /SCLK0 input (without PU)	× × 0 1 0 1 × ×	1 0 0 0 0 0	1 1 None None
	P93 P91 P94 P92	TXD1 output RXD0 input (without PU) RXD0 input (with PU) RXD1 input (without PU) RXD1 input (with PU) SCLK0 output CTS0 /SCLK0 input (with PU)	× × 0 1 0 1 0 1 × 0 1 1 1 1 1 1 1 1 1 1	1 0 0 0 0 0 1 1 0	1 1 None None 1 0 0
	P93 P91 P94	TXD1 output RXD0 input (without PU) RXD0 input (with PU) RXD1 input (without PU) RXD1 input (with PU) SCLK0 output CTS0 /SCLK0 input (without PU) SCLK1 output (with PU)	× × 0 1 0 1 0 1 × 0 1 × 0 1 ×	1 0 0 0 0 1 1 0	1 1 None None 1 0 0 1
	P93 P91 P94 P92	TXD1 output RXD0 input (without PU) RXD0 input (with PU) RXD1 input (without PU) RXD1 input (without PU) SCLK0 output CTS0 /SCLK0 input (without PU) SCLK1 output (with PU) SCLK1 input (without PU)	x x 0 1 0 1 0 1 x 0 1 x 0 1 x 0 0 0 0	1 0 0 0 0 1 1 0 0	1 1 1 None None 1 0 0 1 1 0 0
	P93 P91 P94 P92 P95	TXD1 output RXD0 input (without PU) RXD0 input (with PU) RXD1 input (without PU) RXD1 input (without PU) SCLK0 output CTS0 /SCLK0 input (without PU) CTS0 /SCLK0 input (with PU) SCLK1 output SCLK1 input (without PU) SCLK1 input (without PU)	x x 0 1 0 1 0 1 x 0 1 x 0 1 x 0 1 1 x 1 1 x	1 0 0 0 0 1 1 0 0 1 0	1 1 None None 0 0 1
	P93 P91 P94 P92	TXD1 output RXD0 input (without PU) RXD0 input (with PU) RXD1 input (without PU) RXD1 input (without PU) SCLK0 output CTS0 /SCLK0 input (without PU) CTS0 /SCLK0 input (with PU) SCLK1 output SCLK1 input (without PU) SCLK1 input (with PU) Input port	x x 0 1 0 1 0 1 x 0 1 x 0 1 x 0 1 x 0 1 x	1 0 0 0 0 1 1 0 0 1 0	1 1 1 None None None 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	P93 P91 P94 P92 P95	TXD1 output RXD0 input (without PU) RXD0 input (with PU) RXD1 input (without PU) RXD1 input (with PU) SCLK0 output CTS0 /SCLK0 input (without PU) CTS0 /SCLK0 input (with PU) SCLK1 output SCLK1 input (without PU) SCLK1 input (with PU) Input port Output port (Note 4)	x x 0 1 0 1 0 1 x 0 1 x 0 1 x 0 1 x 0 1 x x x x	1 0 0 0 0 1 1 0 0 1 0 0	1 1 1 None None None 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Port A	P93 P91 P94 P92 P95 P96 to P97	TXD1 output RXD0 input (without PU) RXD0 input (with PU) RXD1 input (without PU) RXD1 input (without PU) SCLK0 output CTS0 /SCLK0 input (without PU) SCLK1 input (with PU) SCLK1 input (without PU) SCLK1 input (without PU) SCLK1 input (with PU) Input port Output port (Note 4) XT1/2 (Note 5)	x x 0 1 0 1 0 1 x 0 1 x 0 1 x 0 1 x x x x	1 0 0 0 0 1 1 0 0 1 0 0 0 1 0 0 0 0 0 0	1 1 1 None None 1 0 0 1 1 0 0
Port A	P93 P91 P94 P92 P95	TXD1 output RXD0 input (without PU) RXD0 input (with PU) RXD1 input (without PU) RXD1 input (with PU) SCLK0 output CTS0 /SCLK0 input (without PU) CTS0 /SCLK0 input (with PU) SCLK1 output SCLK1 input (without PU) SCLK1 input (with PU) Input port Output port (Note 4)	x x 0 1 0 1 0 1 x 0 1 x 0 1 x 0 1 x 0 1 x x x x	1 0 0 0 0 1 1 0 0 1 0 0	1 1 1 None None None 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Note 3: Using P87 pin as INT0, IIMC register has to be set enable interrupt.

Note 4: Using P96/P97 as output port, output is through the open-drain buffer.

Note 5: Using P96/P97 as XT1 to XT2, SYSCR0 register has to be set enable oscillation.

Note 6: Using PA7 as SCOUT, PAFC register has to be written suitable value.

Resetting makes the port pins listed below function as general-purpose I/O ports.

I/O pins programmable for input or output are set to input ports except P96/XT1, P97/XT2.

To set port pins for built-in functions, a program is required.

Note about the Bus Release and programmable pull-up/pull-down I/O ports.

When the bus is released (\overline{BUSAK} ="0"), the output buffer of AD0 to AD15, A0 to A23, control signal (\overline{RD} , \overline{WR} , \overline{HWR} , R/ \overline{W} , \overline{RAS} , \overline{CSO} / \overline{CASO} to $\overline{CS2}$ / $\overline{CAS2}$) is off and their state become high impedance.

However, the output of built-in programmable pull-up/pull-down resistors are kept before the bus is released. These programmable pull-up/pull-down resistors can be selected ON/OFF by programmable when they are used as the input ports.

The case of they are used as the output ports, they can not be selected ON/OFF by programmable.

Table 3.5.4 shows the pin state when the bus is released.

Table 3.5.4 The Pin State (when the Bus is Released)

	The Pin State	(when the Bus is Released)
Pin Name	Used as the Port	Used as the Function
P00 to P07 (AD0 to AD7) P10 to P17 (AD8 to AD15/A8 to A15)	The state is not changed. (Do not become to high impedance (High-Z).)	Become high impedance (High-Z).
P30 (RD) P31 (WR)	Becomes high impedance (High-Z).	Becomes high impedance (High-Z).
P32 (HWR) P37 (RAS)	The output buffer is OFF. The programmable pull-up resistor is ON the case of only the output latch is equal to "1".	The output buffer is OFF. The programmable pull-up resistor is ON irrespective of the output latch.
P36 (R/W̄) P40 (CSO/CASO) P41 (CSI/CASI)	The output buffer is OFF. The programmable pull-up resistor is ON the case of only the output latch is equal to "1".	The output buffer is OFF. There is a possibility that the programmable pull-up resistor is ON or OFF due to the bus releasing timing irrespective of the output latch.
P42 (CS2/CAS2)	The output buffer is OFF. The programmable pull-down resistor is ON the case of only the output latch is equal to "0".	The output buffer is OFF. There is a possibility that the programmable pull-down resistor is ON or OFF due to the bus releasing timing irrespective of the output latch.
P20 to P27 (A16 to A23)	The state is not changed. (Do not become to high impedance (High-Z).)	The output buffer is OFF. The programmable pull-down resistor is ON the case of only the output latch is equal to "0".

Figure 3.5.1 shows the example of the external interface circuit the case of the bus releasing function is used.

When the bus is released, both internal memory and internal I/O can not be accessed. But the internal I/O continues to operate.

So, the watchdog timer also continues to run. Therefore, be careful about bus releasing time and setting the detection time of the WDT.




Figure 3.5.1 Example of the Interface Circuit (The case of using bus releasing function)

The above circuit is necessary to fix the signal level in the case of the bus is released. Resetting sets P30 ($\overline{\text{RD}}$), P31 ($\overline{\text{WR}}$) to output, P40 ($\overline{\text{CS0}}$), P41 ($\overline{\text{CS1}}$), P32 ($\overline{\text{HWR}}$), P36 ($\overline{\text{R/W}}$), P37 ($\overline{\text{RAS}}$), and P35 ($\overline{\text{BUSAK}}$) to input with pull-up resistor, P42 ($\overline{\text{CS2}}$) and P20 to P27 (A16 to A23) to input with pull-down resistor.

The above circuit is necessary to fix the signal level after reset because of the external pull-up resistor collisions with the internal pull-down resistor.

The value of this external pull-up resistor must be 3 to $5 \,\mathrm{k}\Omega$. (The value of the internal pull-down resistor is about 50 to $150 \,\mathrm{k}\Omega$.) P20 to P27 (A16 to A23) also needs circuit like P42 ($\overline{\mathrm{CS2}}$) to fix the signal level.

But for the P20 to P27 (A16 to A23) which does not have means "L" is active, add pull-down directly like above circuit.

3.5.1 Port 0 (P00 to P07)

Port 0 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using the control register P0CR. Resetting resets all bits of P0CR to 0 and sets port 0 to input mode.

In addition to functioning as a general-purpose I/O port, port 0 also functions as an address data bus (AD0 to AD7). To access external memory, port 0 functions as an address data bus (AD0 to AD7) and all bits of the control register P0CR are cleared to 0.




Figure 3.5.2 Port 0

3.5.2 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using control register P1CR and function register P1FC. Reset all bits of output latch P1, control register P1CR, and function register P1FC to 0 and sets port 1 to input mode.

In addition to functioning as a general-purpose I/O port, port 1 also functions as an address data bus (AD8 to AD15) or an address bus (A8 to A15).





Figure 3.5.3 Port 1



Note: <P1XF> is bit X in register P1FC; <P1XC>, in register P1CR.

Figure 3.5.4 Registers for Ports 0 and 1

3.5.3 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose I/O port. I/O can be set on bit basis using the control register P2CR and function register P2FC. Resetting resets all bits of output latch P2, control register P2CR and function register P2FC to 0. It also sets port 2 to input mode and connects a pull-down resistor.

In addition to functioning as a general-purpose I/O port, port 2 also functions as an address data bus (A0 to A7) and an address bus (A16 to A23). Using port 2 as address bus (A0 to A7 or A16 to A23), write "1" to output latches and be off the programmable pull-down resistors.




Figure 3.5.5 Port 2

Port 2 Register

P2 (0006H)

	7	6	5	4	3	2	1	0
Bit symbol	P27	P26	P25	P24	P23	P22	P21	P20
Read/Write				R/	W			
After reset			Input mode (Output latch	register is cl	eared to "0".))	

Port 2 Control Register

P2CR (0008H)

	7	6	5	4	3	2	1	0
Bit symbol	P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
Read/Write				V	٧			
After reset	0	0	0	0	0	0	0	0
Function				< <see p2f<="" td=""><td>C below.>></td><td></td><td></td><td></td></see>	C below.>>			

Port 2 Function Register

P2FC (0009H)

	7	6	5	4	3	2	1	0
Bit symbol	P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
Read/Write				V	٧			
After reset	0	0	0	0	0	0	0	0
Function		P2FC/F	2CR = 00: Ir	put 01: Out	put 10: A7 to	A0 11: A23	3 to A16	

→ Port 2 function setting

P2FC <p2xf> P2CR <p2xc></p2xc></p2xf>	0	1
0	Input port	Address data bus (A7 to A0)
1	Output port	Address bus (A23 to A16)

Note: <P2XF> is bit X in register P2FC; <P2XC>; in register P2CR.

To set as an address bus A23 to A16, set P2FC after setting P2CR.

Note 1: Read-modify-write is prohibited for registers P2CR and P2FC.

Note 2: When port P2 is used in the input mode, P2 register controls the built-in pull-down resistor. Read-modify-write is prohibited in the input mode or the I/O mode.

Setting the built-in pull-down resistor may be depended on the states of the input pin.

Figure 3.5.6 Registers for Port 2

3.5.4 Port 3 (P30 to P37)

Port 3 is an 8-bit general-purpose I/O port.

I/O can be set on a bit basis, but note that P30 and P31 are used for output only. I/O is set using control register P3CR and function register P3FC. Resetting resets all bits of output latch P3, control register P3CR (Bits 0 and 1 are unused), and function register P3FC to 0. Resetting also outputs 1 from P30 and P31, sets P32 to P37 to input mode, and connects a pull-up resistor.

In addition to functioning as a general-purpose I/O port, port 3 also functions as an I/O for the CPU's control/status signal.

When P30 pin is defined as \overline{RD} signal output mode (<P30F> = 1), clearing the output latch register <P30> to 0 outputs the \overline{RD} strobe (Used for the pseudo static RAM) from the P30 pin even when the internal address area is accessed.

If the output latch register P30 remains 1, the \overline{RD} strobe signal is output only when the external address area is accessed.





Figure 3.5.7 Port 3 (P30, P31, P32, P35, P36, P37)







Figure 3.5.8 Port3 (P33, P34)



Note 1: Read-modify-write is prohibited for registers P3CR and P3FC.

Note 2: When port P3 is used in the input mode, P3 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.

Note 3: When P33/ WAIT pin is used as a WAIT pin, set P3CR<P33C> to "0" and chip select/wait control register<BnW1:0> to "10".


Figure 3.5.9 Registers for Port 3

3.5.5 Port 4 (P40 to P42)

Port 4 is a 3-bit general-purpose I/O port. I/O can be set on a bit basis using control register P4CR and function register P4FC. Resetting does the following:

- Sets the P40 and P42 output latch registers to 1.
- Resets all bits of the P42 output latch register, the control register P4CR, and the function register P4FC to 0.
- Sets P40 and P41 to input mode and connects a pull-up resistor.
- Sets P42 to input mode and connects a pull-down resistor.

In addition to functioning as a general-purpose I/O port, port 4 also functions as a chip select output signal ($\overline{CS0}$ to $\overline{CS2}$ or $\overline{CAS0}$ to $\overline{CAS2}$).







Figure 3.5.10 Port 4



- Note 1: Read-modify-write is prohibited for registers P4CR and P4FC.
- Note 2: When port P4 is used in the input mode, P4 register controls the built-in pull-up/pull-down resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up/pull-down resistor may be depended on the states of the input pin.
- Note 3: To output chip select signal ($\overline{CSO}/\overline{CASO}$ to $\overline{CS2}/\overline{CAS2}$), set the corresponding bits of the control register P4CR and the function register P4FC to "1".

Chip select/wait controller (B0CS, B1CS, B2CS) registers select the function of $\overline{\text{CS}}$ / $\overline{\text{CAS}}$.

Note 4: P4<Bit7:3> is always read as "1".

Figure 3.5.11 Registers for Port 4

3.5.6 Port 5 (P50 to P57)

P5

Port 5 is an 8-bit input port, also used as an analog input pin for the internal AD Converter.




Figure 3.5.12 Port 5

Port 5 Register 7 5 0 6 3 2 P57 P56 P55 P54 P53 P52 P51 P50 Bit symbol (000DH) Read/Write R After reset Input mode

The input channel selection of AD converter is set by AD converter mode register ADMOD2.

Figure 3.5.13 Register for Port 5

3.5.7 Port 6 (P60 to P67)

Port 60 to 67 are 8-bit general-purpose I/O ports. I/O can be set on bit basis. Resetting sets port 6 as an input port and connects a pull-up resistor. It also sets all bits of the output latch to 1. In addition to functioning as a general-purpose I/O port, port 60 to 67 also function as serial channels 2, 3, 4 I/O functions. Writing 1 in the corresponding bit of the port 6 function register (P6FC) enables the respective functions.

Resetting resets the function register P6FC to 0, and sets all bits to ports.

(1) Port 60, 63, 66 (TXD2, TXD3, TXD4)

In addition to functioning as a general-purpose I/O port, port 60, 63, 66 also function as serial channel TXD output pins.




Figure 3.5.14 Port 60, 63, 66

(2) Port 61, 64, 67 (RXD2, RXD3, RXD4)

In addition to functioning as a general-purpose I/O port, port 61, 64, 67 also function as serial channel RXD input pins.




Figure 3.5.15 Port 61, 64, 67

(3) Port 62, 65 (TS2/SCLK2, TS3/SCLK3)

In addition to functioning as a general-purpose I/O port, port 62, 65 also function as serial channel 2, 3 \overline{CTS} input pins or SCLK input/output pins.





Figure 3.5.16 Port 62, 65



- Note 1: Read-modify-write is prohibited for registers P6CR and P6FC.
- Note 2: When port P6 is used in the input mode, P6 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.
- Note 3: P61/RXD2, P64/RXD3, P67/RXD4 pins have no port/function switch registers. When using as input ports, the serial receive data is input to SIO.

Figure 3.5.17 Registers for Port 6

3.5.8 Port 7 (P70 to P73)

Port 7 is a 4-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets port 7 as an input port and connects a pull-up resistor. In addition to functioning as a general-purpose I/O port, port 70 also functions as an input clock pin TIO of an 8-bit timer 0, port 71 as an 8-bit timer output (TO1), port 72 as a PWM0 output (TO2), and port 73 as a PWM1 output (TO3) pin. Writing 1 in the corresponding bit of the port 7 function register (P7FC) enables output of the timer. Resetting resets the function register P7CR, P7FC to 0, and sets all bits to ports.





Figure 3.5.18 Port 7



Note 1: Read-modify-write is prohibited for registers P7CR and P7FC.

Note 2: When port P7 is used in the input mode, P7 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.

Note 3: P70/TI0 pin does not have a register changing port/function.

For example, when it is used as an input port, the input signal is inputted to 8-bit timer 0 as a timer input 0 (T10).

Note 4: P4<Bit7:4> is always read as "1".

Figure 3.5.19 Registers for Port 7

3.5.9 Port 8 (P80 to P87)

Port 8 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis. Resetting sets port 8 as an input port and connects a pull-up resistor. It also sets all bits of the output latch register P8 to 1. In addition to functioning as a general-purpose I/O port, port 8 also functions as an input for 16-bit timer 4 and 5 clocks, an output for 16-bit timer F/F 4, 5, and 6 output, and an input for INTO. Writing "1" in the corresponding bit of the port 8 function register (P8FC) enables those functions. Resetting resets the function register P8CR, P8FC to "0" and sets all bits to ports.

(1) P80 to P86




Figure 3.5.20 Port 8 (P80 to P86)

(2) P87 (INT0)

Port 87 is a general-purpose I/O port, and also used as an INTO pin for external interrupt request input.





Figure 3.5.21 Port 87



- Note 1: Read-modify-write is prohibited for registers P8CR and P8FC.
- Note 2: When port P8 is used in the input mode, P8 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.
- Note 3: P80/T14, P81/T15, P84/T16, P85/T17 pins do not have a register changing port/function.

 For example, when it is used as an input port, the input signal is inputted to 16-bit timer as a time input. When P87/INT0 pin is used as an INT0 pin, set P8CR<P87C> to "0" and IIMC<I0IE> to "1".

Figure 3.5.22 Registers for Port 8

3.5.10 Port 9 (P90 to P97)

Port 90 to 95

Port 90 to 95 is a 6-bit general-purpose I/O port. I/Os can be set on a bit basis. Resetting sets P90 to P95 to an input port and connects a pull-up resistor.

It also sets all bits of the output latch register to 1.

In addition to functioning as a general-purpose I/O port, P90 to P95 can also function as an I/O for serial channels 0 and 1. Writing "1" in the corresponding bit of the port 9 function register (P9FC) enables those functions.

Resetting resets the function register P9CR, P9FC to "0" and sets all bits to ports.

• Port 96 to 97

Port 96 to 97 is a 2-bit general-purpose I/O port. I/Os can be set on a bit basis. The output buffer for P96 to P97 is an open drain type buffer.

Resetting sets output latch and control registers to "1" and outputs high-impedance (High-Z).

In addition to functioning as a general-purpose I/O port, P96 to P97 can also function as a low-frequency oscillator connecting pin (XT1, XT2) for dual clock mode. The dual clock function can be set by programming system clock control register SYSCR0, 1.

(1) Port 90, 93 (TXD0/TXD1)

Ports 90 and 93 also function as serial channel TXD output pins in addition to I/O ports.

They have a programmable open-drain function.




Figure 3.5.23 Ports 90 and 93

(2) Port 91, 94 (RXD0, RXD1)

Port 91and 94 are I/O ports, and also used as RXD input pins for serial channels.




Figure 3.5.24 Ports 91 and 94

(3) Port 92 (<u>CTS0</u>/SCLK0)

Port 92 is an I/O port, and also used as a $\overline{\text{CTS0}}$ input pin and as a SCLK0 I/O pin for serial channel 0.




Figure 3.5.25 Ports 92

(4) Port 95 (SCLK1)

Port 95 is a general-purpose I/O port. It is also used as a SCLK1 I/O pin for serial channel 1.




Figure 3.5.26 Port 95

(5) Port 96 (XT1), 97(XT2)

Port 96, 97 is general purpose I/O ports. It is also used as a low-frequency oscillator connecting pin.




Figure 3.5.27 Port 96 to 97

Port 9 Register 5 6 3 2 0 P9 P94 P97 P96 P93 P92 P91 P90 Bit symbol P95 (0019H)Read/Write R/W After reset 1 1 1 1 1 Output mode Input mode Port 9 Control Register 7 6 5 4 3 2 0 P9CR Bit symbol P97C P96C P95C P94C P930 P92C P91C P90C (001BH) Read/Write W After reset 1 0 0 0 0 0 0 Function 0: Input 1: Output Port 9 I/O setting 0 Input Note: Port 96, 97's output buffer is an open drain output type. Output Port 9 Function Register 6 5 4 3 2 0 P9FC P95F P93F Bit symbol P92F P90F (001DH) Read/Write W W W W After reset 0 0 0 0 0: Port Function 0. Port 0. Port 0. Port 1: SCLK1 1: SCLK0 1: TXD0 1: TXD1 P90 TXD0 output setting (Note) P9FC<P90F> 1 1 P9CR<P90C> ► P92 SCLK0 output setting P9FC<P92F> 1 P9CR<P92C> P93 TXD1 output setting (Note) P9FC<P93F> 1 P9CR<P93C> 1 P95 SCLK1 output setting P9FC<P95F> 1 P9CR<P95C>

Note 1: Read-modify-write is prohibited for registers P9CR and P9FC.

- Note 2: When port P9 is used in the input mode, P9 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin. Port 96 and 97 have no built-in pull-up resistors.
- Note 3:To set the TXD pin to open drain, write "1" in bit 0 (for TXD0 pin) or 1 (for TXD1) pin of the ODE register. P91/RXD0, P94/RXD1 pins have no port/function switch registers. When using as input port, serial receive data is input to SIO.
- Note 4 Notes on using low-frequency oscillation circuit

To connect a low-frequency resonator to port 96, 97, it is necessary to set the following procedures to reduce the consumption power supply.

(connecting to a resonator)

Set P9CR<P96C, P97C> = "11", P9<P96, P97> = "00".

(connection to an oscillator)

Set P9CR<P96C, P97C> = "11", P9<P96, P97> = "10".

Note 5: When ports 96 and 97 is used in the output mode, input gate in operation. Set output to "L" or attach pull-up on pin to reduce the consumption of power, before the HALT instruction is executed.

Figure 3.5.28 Register for Port 9

3.5.11 Port A (PA0 to PA7)

Port A is an 8-bit general-purpose I/O port. Port A0 to A5 is possible to output large current and drive LED directly. I/Os can be set on a bit basis by control register PACR. After reset, PACR is reset to "0" and port A is set to an input port.

In addition to functioning as a general-purpose I/O port (only PA7), PA7 can also functions as a clock output pin. The output clock is fFPH or fSYS that is selected by the CKOCR<SCOSEL>. This function is enabled by setting PACR<PA7C> and CKOCR<SCOEN> to "1".




Figure 3.5.29 Port A0 to A6





Figure 3.5.30 Port A7



- Note 1: Read-modify-write is prohibited for registers PACR.
- Note 2: The value after reset of <CLKEN>, <ALLEN> is "0" (High-impedance output). The CLK pin is pulled up internally during reset.
- Note 3: The output clock from SCOUT pin is $f_{\mbox{\scriptsize FPH}}$ or $f_{\mbox{\scriptsize SYS}}$ clock.
 - e.g.) The case of connected 20 MHz oscillator to X1, X2 pin. <code> <SCOSEL> = "0" \to 20 MHz clock <code> <SCOSEL> = "1" \to 10 MHz clock </code></code>

Figure 3.5.31 Registers for Port A

3.6 Chip Select/Wait Controller, AM8/AM16 Pin

TMP93CW46A has a built-in chip select/wait controller used to control chip select ($\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ pins), wait ($\overline{\text{WAIT}}$ pin), and data bus size (8 or 16 bits) for any of the three block address areas.

And AM8/ AM16 pin selects external data bus width for TMP93CW46A.

3.6.1 AM8/AM16 Pin

Set this pin to "1". After reset, the CPU accesses the internal ROM with 16-bit bus width. The bus width when the CPU accesses an external area is set by chip select/wait control register (Described at 3.6.3.) and the registers of port 1.

3.6.2 Address/Data Bus Pins

Port 0/AD0 to AD7, Port 1/AD8 to AD15 and Port 2/AD16 to AD23/A0 to A7 function as address/data bus for connecting the external memories.

		a.	b.	C.	d.
	address bus ns	Max 24 (to 16 Mbytes)	Max 24 (to 16 Mbytes)	Max 16 (to 64 Kbytes)	Max 8 (to 256 bytes)
	f data bus ns	8	16	8	16
	per of xed pins	8	16	0	0
	Port 0	AD0 to AD7	AD0 to AD7	AD0 to AD7	AD0 to AD7
Port function	Port 1	A8 to A15	AD8 to AD15	A8 to A15	AD8 to AD15
	Port 2	A16 to A23	A16 to A23	A0 to A7	A0 to A7
Timing chart		AD7 to 0 $\begin{pmatrix} A7 \\ to 0 \end{pmatrix} \begin{pmatrix} D7 \\ to 0 \end{pmatrix}$		A15 to 0 A15 to 0 (Note 1) AD7 to 0 AT7 (to 0) ALE RD	A7 to 0 A7 to 0 (Note 1) AD15 to 0 AT5 (to 0) ALE

Note 1: In case of c. and d., the data bus signals output the addresses since the signals are also used as the address bus. Writing "0" to bit CKOCR<ALEEN>, ALE signal can be stopped outputting.

Note 2: After reset operation, Port 0, Port 1 and Port 2 function as input ports.

Note 3: All the options a. to d. can be made available using the P1CR, P1FC, P2CR and P2FC registers. $(\overline{EA} = VIH, AM8/\overline{AM16} = VIH)$

3.6.3 Chip Select/Wait Control Registers

Table 3.6.1 shows control registers.

One block address areas are controlled by 1-byte CS/WAIT control registers (B0CS, B1CS, and B2CS).

(1) Enable

Control register bit7 (B0E, B1E, and B2E) is a master bit used to specify enabling ("1")/disabling ("0") of the setting.

Resetting sets B0E and B1E to disable ("0") and B2E to enable ("1").

(2) CS/CAS Waveform select

Control register bit5 (B0CAS, B1CAS, and B2CAS) is used to specify waveform mode output from the chip select pin ($\overline{\text{CS0}}/\overline{\text{CAS0}}$ to $\overline{\text{CS2}}/\overline{\text{CAS2}}$). Setting this bit to 0 specifies $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ waveforms; setting it to 1 specifies $\overline{\text{CAS0}}$ to $\overline{\text{CAS2}}$ waveforms.

Resetting clears bit5 to 0.

(3) Data bus size select

Bit4 (B0BUS, B1BUS, and B2BUS) of the control register is used to specify data bus size. Setting this bit to 0 accesses the memory in 16-bit data bus mode; setting it to 1 accesses the memory in 8-bit data bus mode.

Changing data bus size depending on the access address is called dynamic bus sizing. Table 3.6.2 shows the details of the bus operation.

(4) Wait control

Control register bits 3 and 2 (B0W1 to B0W0, B1W1 to B1W0, B2W1 to B2W0) are used to specify the number of waits. Setting these bits to 00 inserts a 2 states wait regardless of the $\overline{\text{WAIT}}$ pin status. Setting them to 01 inserts a 1-state wait regardless of the $\overline{\text{WAIT}}$ status. Setting them to 10 inserts a 1-state wait and samples the $\overline{\text{WAIT}}$ pin status. If the pin is low, inserting the wait maintains the bus cycle until the pin goes high. Setting them to 11 completes the bus cycle without a wait regardless of the $\overline{\text{WAIT}}$ pin status.

Resetting sets these bits to 00 (2-state wait mode).

(5) Address area specification

Control register bits 1 and 0 (B0C1 to B0C0, B1C1 to B1C0, B2C1 to B2C0) are used to specify the target address area. Setting these bits to 00 enables settings (CS output, Wait state, Bus size, etc.) as follows:

- st CS0 setting enabled when 7F00H to 7FFFH is accessed.
- * CS1 setting enabled when 1080H to 7FFFH is accessed.
- * CS2 setting enabled when 28000H to 3FFFFH is accessed.

Setting bits to 01 enables setting for all CS's blocks and outputs a low strobe signal ($\overline{\text{CS0}}$ / $\overline{\text{CAS0}}$ to $\overline{\text{CS2}}$ / $\overline{\text{CAS2}}$) from chip select pins when 400000H to 7FFFFFH is accessed. Setting bits to 10 enables them 800000H to BFFFFFH is accessed. Setting bits to 11 enables them when C00000H to FFFFFFH is accessed.

Table 3.6.1 Chip Select/Wait Control Register

Code	Name	Address	7	6	5	4	3	2	1	0
			B0E		B0CAS	B0BUS	B0W1	B0W0	B0C1	B0C0
	Block0		W		W	W	W	W	W	W
	CS/WAIT		0		0	0	0	0	0	0
B0CS	control	0068H	1: Master		0: CS0	0: 16-bit	00: 2 waits	5	00: 7F00H	to 7FFFH
	register		bit of bit 0 to 6		1: CAS0	bus 1: 8-bit	01: 1 wait		01: 40000	0H to
	register		0 10 6			bus	10: (1 + N)	waits	10: 80000	0H to
						240	11: 0 waits	3	11: C0000	0H to
			B1E		B1CAS	B1BUS	B1W1	B1W0	B1C1	B1C0
	Block1		W		W	W	W	W	W	W
	CS/WAIT		0		0	0	0	0	0	0
B1CS	control	0069H	1: Master		0: CS1	0: 16-bit	00: 2 waits	3	00: 1080H to 7FFFH	
	register		bit of bit 0 to 6		1: CAS1	bus 1: 8-bit	01: 1 wait 10: (1 + N) waits		01: 400000H to	
	register		0 10 6			bus			10: 800000H to	
						240	11: 0 waits	3	11: C0000	0H to
			B2E		B2CAS	B2BUS	B2W1	B2W0	B2C1	B2C0
	Block2		W		W	W	W	W	W	W
			1		0	0	0	0	0	0
B2CS	B2CS CS/WAIT control register 006A	006AH	1: Master		0: CS2	0: 16-bit	00: 2 waits	5	00: 28000	H to
			bit of bit 0 to 6		1: CAS2	bus 1: 8-bit	01: 1 wait		01: 40000	0H to
			0 10 6			bus	10: (1 + N)	waits	10: 80000	0H to
						240	11: 0 waits	3	11: C0000	0H to

Table 3.6.2 Dynamic Bus Sizing

Operand	Operand Start	Memory Data	CPU Address	CPU	Data
Data Size	Address	Size	CFO Address	D15 to D8	D7 to D0
8 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(Even number)	16 bits	2n + 0	XXXXX	b7 to b0
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(Odd number)	16 bits	2n + 1	b7 to b0	xxxxx
16 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(Even number)		2n + 1	xxxxx	b15 to b8
		16 bits	2n + 0	b15 to b8	b7 to b0
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(Odd number)		2n + 2	XXXXX	b15 to b8
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	XXXXX	b15 to b8
32 bits	2n + 0	8 bits	2n + 0	XXXXX	b7 to b0
	(Even number)		2n + 1	XXXXX	b15 to b8
			2n + 2	XXXXX	b23 to b16
			2n + 3	XXXXX	b31 to b24
		16 bits	2n + 0	b15 to b8	b7 to b0
			2n + 2	b31 to b24	b23 to b16
	2n + 1	8 bits	2n + 1	XXXXX	b7 to b0
	(Odd number)		2n + 2	XXXXX	b15 to b8
			2n + 3	xxxxx	b23 to b16
			2n + 4	XXXXX	b31 to b24
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	b23 to b16	b15 to b8
			2n + 4	XXXXX	b31 to b24

xxxxx: During a read, data input to the bus is ignored. At write, the bus is at high impedance and the wirte strobe signal remains non active.


3.6.4 Chip Select Image

An image of the actual chip select is shown below. Out of the whole memory area, address areas that can be specified are divided into four parts. Addresses from 000000H to 3FFFFFH are divided differently: 7F00H to 7FFFH is specified for CS0; 1080H to 7FFFH, for CS1; and 28000H to 3FFFFFH, for CS2. The reason is that a device other than ROM (e.g., RAM or I/O) might be connected externally.

7F00H to 7FFFH (256 bytes) for CS0 are mapped mainly for possible expansions to external I/O.

1080H to 7FFFH (Approx. 31 Kbytes) for CS1 are mapped there mainly for possible extensions to external RAM.

28000H to 3FFFFFH (Approx. 4 Mbytes) for CS2 are mapped mainly for possible extensions to external ROM. With the TMP93CW46A which has a built-in ROM, addresses from 8000H to 27FFFH are used as the internal ROM area. After reset, the CPU reads the program from the built-in ROM in 16-bit bus, 0-wait mode.



Note 1: Access priority is highest for built-in I/O, then built-in memory, and lowest for the chip select/wait controller.

- Note 2: External areas other than $\overline{\text{CSO}}$ to $\overline{\text{CS2}}$ are accessed in 16-bit data bus (0 waits) mode. When using the chip select/wait controller, do not specify the same address area more than once. (However, when addresses 7F00H to 7FFFH for CS0 and 1080H to 7FFFH for CS1 are specified, in other words, specifications overlap, only the CS0 setting/pin is active.)
- Note 3: When the bus is released ($\overline{\text{BUSAK}} = \text{``0"}$), $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ pins are also released (the output buffer is OFF). Refer to note about the bus release in 3.5 "Functions of Ports" about the state of pins.

3.6.5 Example of Usage

Figure 3.6.1 is an example in which an external memory is connected to the TMP93CW46A. In this example, a ROM 128 Kbytes is connected using 16-bit bus, and RAM 256 Kbytes using 16-bit bus.




Figure 3.6.1 Example of External Memory Connection (ROM and RAM = 16 bits)

TMP93CW46A has built-in ROM and RAM. When ROM and RAM have insufficient capacity, it is possible to connect an external memory as the example of the external memory connection. In this example, the memory configuration is as follows.

Me	mory	Memory Size	Address	CS Pin	Data Bus
ROM	Internal	128 Kbytes	008000H to 027FFFH	-	16 bits
	External	128 Kbytes	400000H to 41FFFFH	CS2	16 bits
SRAM	Internal	4 Kbytes	000080H to 00107FH	_	16 bits
	External	256 Kbytes	800000H to 83FFFFH	CS1	16 bits

3.7 8-Bit Timers

The TMP93CW46A contains two 8-bit timers (Timers 0 and 1), each of which can be operated independently. The cascade connection allows these timers to be used as 16-bit timer. The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (2 timers)
- 16-bit interval timer mode (1 timer)
- 8-bit programmable square wave pulse generation (PPG: Variable duty with variable cycle) output mode (1 timer)
- 8-bit pulse width modulation (PWM: variable duty with constant cycle) output mode (1 timer)

Figure 3.7.1 shows the block diagram of 8-bit timer (Timer 0 and timer 1).

Each timer consists of an 8-bit up counter, 8-bit comparator, and 8-bit timer register. Besides, one timer flip-flop (TFF1) is provided for pair of timer 0 and timer 1.

Among the input clock sources for the timers, the internal clocks of $\phi T1$, $\phi T4$, $\phi T16$, and $\phi T256$ are obtained from the 9-bit prescaler shown in Figure 3.7.2.

The operation modes and timer flip-flops of the 8-bit timer are controlled by three control registers TMOD, TFFCR, and TRUN.




Figure 3.7.1 Block Diagram of 8-Bit Timers (Timers 0 and 1)

1. Prescaler, Prescaler clock select

There are 9 bit prescaler and prescaler clock selection register to generate input clock for 8-bit timers 0 and 1, 16-bit timers 4 and 5 and serial interfaces 0 to 4.

Figure 3.7.2 shows the block diagram. Table 3.7.1 shows prescaler clock resolution into 8, 16-bit timer.




Figure 3.7.2 The Block Diagram of Prescaler

Table 3.7.1 Prescaler Clock Resolution to 8-/16-Bit Timer

at fc = 20 MHz, fs = 32.768 kHz

Select System Clock	Select Prescaler Clock	Gear Value	Prescaler Clock Resolution									
<sysck></sysck>	<prck1:0></prck1:0>	<gear2:0></gear2:0>	φ T 1	φТ4	φ T 16	φT256						
1 (fs)		XXX	fs/2 ³ (244 μs)	fs/2 ⁵ (977 μs)	fs/2 ⁷ (3.9 ms)	fs/2 ¹¹ (62.5 ms)						
		000 (fc)	fc/2 ³ (0.4 μs)	fc/2 ⁵ (1.6 μs)	fc/2 ⁷ (6.4 μs)	fc/2 ¹¹ (102.4 μs)						
	00	001 (fc/2)	fc/2 ⁴ (0.8 μs)	fc/2 ⁶ (3.2 μs)	fc/2 ⁸ (12.8 μs)	fc/2 ¹² (204.8 μs)						
0 (fc)	(f _{FPH})	010 (fc/4)	fc/2 ⁵ (1.6 μs)	fc/2 ⁷ (6.4 μs)	fc/2 ⁹ (25.6 μs)	fc/2 ¹³ (409.6 μs)						
		011 (fc/8)	fc/2 ⁶ (3.2 μs)	fc/2 ⁸ (12.8 μs)	fc/2 ¹⁰ (51.2 μs)	fc/2 ¹⁴ (819.2 μs)						
		100 (fc/16)	fc/2 ⁷ (6.4 μs)	fc/2 ⁹ (25.6 μs)	fc/2 ¹¹ (102.4 μs)	fc/2 ¹⁵ (1.638 ms						
XXX	01 (Low-frequency clock)	XXX	fs/2 ³ (244 μs)	fs/2 ⁵ (977 ms)	fs/2 ⁷ (3.9 ms)	fs/2 ¹¹ (62.5 ms)						
XXX	10 (Note) (fc/16 clock)	XXX	fc/2 ⁷ (6.4 μs)	fc/2 ⁹ (25.6 μs)	fc/2 ¹¹ (102.4 μs)	fc/2 ¹⁵ (1.638 ms						
XXX: Don't care	9		-	— 16-bit timer -	→							
			——	- 8-bit timer -		<u> </u>						

Note: The fc/16 clock as a prescaler clock can not be used when the fs is used as a system clock.

The clock selected among f_{FPH} clock, fc/16 clock and fs is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0<PRCK1:0>.

Resetting sets <PRCK1:0> to "00", selecting the fFPH clock input divided by 4.

The 8-bit timer 0, 1 selects between 4 clock inputs: ϕ T1, ϕ T4, ϕ T16, and ϕ T256 among the prescaler output.

This prescaler can be run or stopped by the timer control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to "1". The prescaler is cleared to zero and stops operation when <PRRUN> is set to "0". Resetting clear <PRRUN> to "0" and stops the prescaler.

When the IDLE1 mode (Only the oscillator operates) is used, set TRUN<PRRUN> to "0" to reduce the power consumption of the prescaler before the "HALT" instruction is executed.

2. Up counter

This is an 8-bit binary counter which counts up by the input clock pulse specified by TMOD.

The input clock of timer 0 is selected from the external clock from TI0 pin and the three internal clocks $\phi T1$, $\phi T4$, and $\phi T16$, according to the set value of TMOD register.

The input clock of timer 1 depends on the operation modes. When set to 16-bit timer mode, the overflow output of timer 0 is used as the input clock. When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks $\phi T1$, $\phi T16$, and $\phi T256$ as well as the comparator output (Match detection signal) of timer 0 according to the set value of TMOD register.

Example: When TMOD<T10M1:0> = 01, the overflow output of timer 0 becomes the input clock of timer 1 (16-bit timer mode).

When TMOD<T10M1:0> = 00 and TMOD<T1CLK1:0> = 01, ϕ T1 becomes the input of timer 1 (8-bit timer mode).

Operation mode is also set by TMOD register. When reset, it is initialized to TMOD < T10M1:0 > = 00 whereby the up counter is placed in the 8-bit timer mode.

The counting and stop and clear of up counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up counters will be cleared to stop the timers.

3. Timer register

This is an 8-bit register for setting an interval time. When the set value of timer registers TREGO, TREG1, matches the value of up counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up counter overflows.

Timer register TREG0 is a double buffer structure, each of which makes a pair with register buffer.

The timer flip-flop control register TFFCR<DBEN> bit controls whether the double buffer structure should be enabled or disabled. It is disabled when $\langle DBEN \rangle = 0$ and enabled when they are set to 1.

In the condition of double buffer enable state, the data is transferred from the register buffer to the timer register when the $2^n - 1$ overflow occurs in PWM mode, or at the PPG cycle in PPG mode. Therefore, during timer mode, the double buffer can not be used.

When reset, it will be initialized to <DBEN> = 0 to disable the double buffer. To use the double buffer, write data in the timer register, set <DBEN> to 1, and write the following data in the register buffer.




Figure 3.7.3 Configuration of Timer Register 0

Note: Timer register and the register buffer are allocated to the same memory address. When <DBEN> = 0, the same value is written in the register buffer as well as the timer register, while when <DBEN> = 1 only the register buffer is written.

The memory address of each timer register is as follows.

TREG0: 000022H TREG1: 000023H

All the registers are write-only and cannot be read.

4. Comparator

A comparator compares the value in the up counter with the values to which the timer register is set. When they match, the up counter is cleared to zero and an interrupt signal (INTT0, INTT1) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.


5. Timer flip-flop

The timer flip-flop (TFF1) is a flip-flop inverted by the match detect signal (8-bit comparator output).

Inverting is disabled or enabled by the timer flip-flop control register TFFCR<TFF1IE>.

After reset operation, the value of TFF1 is undefined. Writing "01" or "10" to TFFCR<TFF1C1:0> sets "0" or "1" to TFF1. Additionally, writing "00" to this bit inverts the value of TFF1. (Software inversion)

TFF1 is output to TO1 pin (Also used as P71). When using as the timer output, the timer flip-flop should be set by port 7 function register P7FC beforehand.



		7	6	5	4	3	2	1	0
SYSCR0 (006EH)	Bit symbol Read/Write	XEN	XTEN	RXEN	RXTEN R/	RSYSCK W	WUEF	PRCK1	PRCK0
	After reset	1	0	1	0	0	0	0	0
	Function	High- frequency oscillator (fc) 0: Stop 1: Oscillator	Low- frequency oscillator (fs) 0: Stop 1: Oscillator	High- frequency oscillator (fc) after released STOP mode 0: Stop 1: Oscillator	Low- frequency oscillator (fs) after released STOP mode 0: Stop 1: Oscillator	Select clock after released STOP mode 0: fc 1: fs	Warm-up timer (Write) 0: Don't care 1: Start timer (Read) 0: End warm up 1: Not end warm up	Select presca 00: f _{FPH} 01: fs 10: fc/16 11: (Reserve	

Figure 3.7.4 Timer Operation Control Register/System Clock Control Register





Figure 3.7.5 Timer Mode Control Register (TMOD)



Note: TFFCR<bit7:5>, <bit3:2> are always read as "1".

Figure 3.7.6 Timer Flip-Flop Control Register (TFFCR)

The operation of 8-bit timers will be described below:

(1) 8-bit timer mode

Two interval timers 0, 1, can be used independently as 8-bit interval timer. All interval timers operate in the same manner, and thus only the operation of timer 1 will be explained below.

1. Generating interrupts in a fixed cycle

To generate timer 1 interrupt at constant intervals using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and a cycle to TMOD and TREG1 register, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example: To generate timer 1 interrupt every 1 s at fs = 32.768 MHz, set each register in the following manner.

	MSB							LSB	
	7	6	5	4	3	2	1	0	
TRUN	← -	Χ	-	-	-	_	0	-	Stop timer 1, and clear it to "0".
TMOD	← 0	0	Χ	Χ	1	0	_	-	Set the 8-bit timer mode, and select ϕ T16 (3.9 ms at fs =
									32.768 kHz) as the input clock.
TREG1	← 0	0	0	0	0	0	0	0	Set the timer register 1 s \div ϕ T16 = 256 (00H).
INTET10	← 1	1	0	1	-	_	_	-	Enable INTT1, and set it to level 5.
TRUN	← 1	Χ	_	_	_	_	1	_	Start timer 1 counting.

X: Don't care, -: No change

Use the Table 3.7.1 for selecting the input clock.


Note: The input clock of timer 0 and timer 1 are different from as follows.

Timer 0: TI0 input, ϕ T1, ϕ T4, ϕ T16

2. Generating a 50% duty square wave pulse

The timer flip-flop (TFF1) is inverted at constant intervals, and its status is output to timer output pin (TO1).

Example: To output a $4.0~\mu s$ square wave pulse from TO1 pin at fc = 20~MHz, set each register in the following procedures. Either timer 0 or timer 1 may be used, but this example uses timer 1.



X: Don't care, -: No change




Figure 3.7.7 Square Wave (50% Duty) Output Timing Chart

3. Making timer 1 count up by match signal from timer 0 comparator

Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.




Figure 3.7.8 Timer 1 Count Up by Timer 0

(2) 16-bit timer mode

A 16-bit interval timer is configured by using the pair of timer 0 and timer 1.

To make a 16-bit timer mode, set timer 0/timer 1 mode register TMOD<T10M1:0> to "01".

When set in 16-bit timer mode, the overflow output of timer 0 will become the input clock of timer 1, regardless of the set value of TMOD<T1CLK1:0>. Table 3.7.1 shows the relation between the cycle of timer (Interrupt) and the selection of input clock.

The lower 8 bits of the timer (Interrupt) cycle are set by the timer register TREG0, and the upper 8 bits are set by TREG1. Note that TREG0 always must be set first. (Writing data into TREG0 disables the comparator temporarily, and the comparator is restarted by writing data into TREG1.)

Setting example: To generate an interrupt INTT1 every 0.4 seconds at fc = 20 MHz, set the following values for timer registers TREG0 and TREG1.

When counting with input clock of $\phi T16$ (6.4 μs at 20 MHz) 0.4 $s \div 6.4$ $\mu s = 62500$ = F424H

Therefore, set TREG1 = F4H and TREG0 = 24H, respectively.

The comparator match signal is output from timer 0 each time the up counter UC0 matches TREGO, where the up counter UC0 is not be cleared.

With the timer 1 comparator, the match detect signal is output at each comparator timing when up counter UC1 and TREG1 values match. When the match detect signal is output simultaneously from both comparators of timer 0 and timer 1, the up counters UC0 and UC1 are cleared to "0", and the interrupt INTT1 is generated. If inversion is enabled, the value of the timer flip-flop TFF1 is inverted.

Example: When TREG1 = 04H and TREG0 = 80H




Figure 3.7.9 Timer Output by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulse can be generated at any frequency and duty by timer 0. The output pulse may be either low-active or high-active.

In this mode, timer 1 cannot be used.

Timer 0 outputs pulse to TO1 pin (Also used as P71).




Figure 3.7.10 8-Bit PPG Output Waveforms

In this mode, a programmable square wave is generated by inverting timer output each time the 8-bit up counter (UC0) matches the timer registers TREG0 and TREG1.

However, it is required that the set value of TREG0 is smaller than that of TREG1.

Though the up counter (UC1) of timer 1 is not used in this mode, UC1 should be set for counting by setting TRUN<T1RUN> to 1.

Figure 3.7.11 shows the block diagram for this mode.




Figure 3.7.11 Block Diagram of 8-Bit PPG Output Mode

When the double buffer of TREG0 is enabled in this mode, the value of register buffer will be shifted in TREG0 each time TREG1 matches UC0.

Use of the double buffer makes the handling of low duty waves easily (when duty is varied).





Figure 3.7.12 Operation of Register Buffer

Example: Generating 1/5 duty 50 kHz pulse (at fc = 20 MHz)



Calculate the value to be set for timer register.


To obtain the frequency 50 kHz, the pulse cycle t should be: t=1/50 kHz = 20 μs . Given $\phi T1=0.4~\mu s$ (at 20 MHz),

$$20 \ \mu s \div 0.4 \ \mu s = 50$$

Consequently, to set the timer register 1 (TREG1) to TREG1 = 50 = 32H and then duty to 1/5, $t \times 1/5 = 20~\mu s \times 1/5 = 4~\mu s$

$$4 \mu s \div 0.4 \mu s = 10$$

Therefore, set timer register 0 to TREG0 = 10 = 0AH.



X: Don't care, -: No change

(4) 8-bit PWM output mode

This mode is valid only for timer 0. In this mode, maximum 8-bit resolution of PWM pulse can be output.

PWM pulse is output to TO1 pin (also used as P71) when using timer 0. Timer 1 can also be used as 8-bit timer.

Timer output is inverted when up counter (UC0) matches the set value of timer register TREG0 or when $2^n - 1$ (n = 6, 7, or 8; specified by TMOD<PWMM1:0>) counter overflow occurs. Up counter UC0 is cleared when $2^n - 1$ counter overflow occurs.

To use this PWM mode, the following conditions must be satisfied.

(Set value of timer register) < (Set value of $2^n - 1$ counter overflow)

(Set value of timer register) $\neq 0$




Figure 3.7.13 8-Bit PWM Waveforms

Figure 3.7.14 shows the block diagram of this mode.




Figure 3.7.14 Block Diagram of 8-Bit PWM Mode

In this mode, the value of register buffer will be shifted in TREG0 if $2^n - 1$ overflow is detected when the double buffer of TREG0 is enabled.

Use of the double buffer makes easy the handling of small duty waves.





Figure 3.7.15 Operation of Register Buffer

Example: To output the following PWM waves to TO1 pin at fc = 20 MHz.



To realize $102 \mu s$ of PWM cycle by $\phi T1 = 0.4 \mu s$ (at fc = 20 MHz),

$$102~\mu s \div 0.4~\mu s = 255 = 2^n - 1$$

Consequently, n should be set to 8.

As the period of low level is $68 \mu s$, for $\phi T1 = 0.4 \mu s$, set the following value for TREGO.

$$68 \ \mu s \div 0.4 \ \mu s = 170 = AAH$$

	MSB							LSB	
	7	6	5	4	3	2	1	0	
TRUN	← -	Χ	_	_	_	_	_	0	Stop timer 0, and clear it to "0".
TMOD	← 1	1	1	0	_	_	0	1	Set 8-bit PWM mode (cycle: $2^8 - 1$) and select $\phi T1$ as
									the input clock.
TREG0	← 1	0	1	0	1	0	1	0	Writes "AAH".
TFFCR	$\leftarrow X$	Χ	Χ	Χ	1	0	1	Χ	Clears TFF1, enable the inversion and double buffer.
P7CR	$\leftarrow X$	Χ	Χ	Χ	_	_	1	_	Sot D74 on the TO4 nin
P7FC	$\leftarrow X$	Χ	Χ	Χ	_	_	1	Χ	Set P71 as the TO1 pin.
TRUN	← 1	Χ	_	_	_	_	_	1	Start timer 0 counting.

X: Don't care, -: No change

Table 3.7.2 PWM Cycle

at fc = 20 MHz, fs = 32.768 kHz

Select	Select					P	WM Cyc	le			
Prescaler Clock	- 7			$2^{6} - 1$		2 ⁷ – 1			2 ⁸ – 1		
<sysck></sysck>	Clock <prck1:0></prck1:0>	<gear2:0></gear2:0>	φT1	φΤ4	φT16	φT1	φT4	φT16	φΤ1	φΤ4	φT16
1 (fs)		XXX	15.4 ms	61.5 ms	246 ms	31.0 ms	124 ms	496 ms	62.3 ms	249 ms	996 ms
		000 (fc)	25.2 μs	100.8 μs	403.2 μs	50.8 μs	203.2 μs	812.8 μs	102.0 μs	408.0 μs	1.63 ms
	00	001 (fc/2)	50.4 μs	201.6 μs	806.4 μs	101.6 μs	406.4 μs	1.63 ms	204.0 μs	816.0 μs	3.26 ms
0 (fc)	(f _{FPH})	010 (fc/4)	100.8 μs	403.2 μs	1.61 ms	203.2 μs	812.8 μs	3.26 ms	408.0 μs	1.63 ms	6.53 ms
		011 (fc/8)	201.6 μs	806.4 μs	3.23 ms	406.4 μs	1.63 ms	6.52 ms	816.0 μs	3.26 ms	13.06 ms
		100 (fc/16)	403.2 μs	1.61 ms	6.45 ms	812.8 μs	3.25 ms	13.04 ms	1.63 ms	6.53 ms	26.11 ms
xxx	01 (Low-frequency clock)	xxx	15.4 ms	61.5 ms	246 ms	31.0 ms	124 ms	496 ms	62.3 ms	249 ms	996 ms
XXX	10 (fc/16 clock)	XXX	403.2 μs	1.61 ms	6.45 ms	812.8 μs	3.25 ms	13.04 ms	1.63 ms	6.53 ms	26.11 ms

XXX: Don't care

(5) Table 3.7.3 shows the list of 8-bit timer modes.

Table 3.7.3 Timer Mode Setting Registers

Register Name		Т	MOD		TFFCR
Name of Function in Register	T10M	PWMM	T1CLK	T0CLK	TFF1IS
Function	Timer Mode	PWM0 Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
16-bit timer mode	01	-	-	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit timer × 2 channels	00	ı	Lower timer match: φT1, φT16, φT256 (00, 01, 10, 11)	External clock, \$\phi\$T1, \$\phi\$T4, \$\phi\$T16 (00, 01, 10, 11)	Cower timer output Upper timer output
8-bit PPG × 1 channel	10	ı	ı	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit PWM × 1 channel	11	2 ⁶ - 1, 2 ⁷ - 1, 2 ⁸ - 1 (01, 10, 11)	-	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit timer × 1 channel	11	-	φT1, φT16, φT256 (01, 10, 11)	-	Output disabled

-: Don't care

3.8 8-Bit PWM Timers

The TMP93CW46A has two built-in 8-bit PWM timers (Timers 2 and 3). They have two operating modes.

- 8-bit PWM (Pulse width modulation: variable duty at fixed interval) output mode
- 8-bit interval timer mode

Figure 3.8.1, 3.8.2 are block diagram of 8-bit PWM timer (Timers 2 and 3).

PWM timers consist of an 8-bit up counter, 8-bit comparator, and 8-bit timer register. Two timer flip-flops (TFF2 for timer 2 and TFF3 for timer 3) are provided.

Input clocks ϕ P1, ϕ P4, and ϕ P16 for the PWM timers can be obtained using the built-in prescaler.

PWM timer operating mode and timer flip-flops are controlled by four control registers (P0MOD, P1MOD, PFFCR, and TRUN).

PWM timer 0 and 1 can be used independently.

All PWM timers operate in the same manner, and thus only the operation of PWM timer 0 will be explained below.




Figure 3.8.1 Block Diagram of 8-Bit PWM Timer 0 (Timer 2)




Figure 3.8.2 Block Diagram of 8-Bit PWM Timer 1 (Timer 3)

1. Prescaler, prescaler clock select

There are 5-bit prescaler and prescaler clock selection register to generate input clock for 8-bit PWM Timers 0 and 1.

Figure 3.8.3 shows the block diagram. Table 3.8.1 shows prescaler clock resolution into 8-bit PWM timers 0 and 1.




Figure 3.8.3 The Block Diagram of Prescaler

Table 3.8.1 Prescaler Clock Resolution to 8-Bit PWM Timers 0 and 1

at fc = 20 MHz, fs = 32.768 kHz

Select			Prescaler Clock Resolution								
System Clock <sysck></sysck>	Prescaler Clock <prck1:0></prck1:0>	Value <gear2:0></gear2:0>		φP1		φΡ4	(∮P16			
1 (fs)		XXX	fs/2 ²	(122 µs)	fs/24	(488 µs)	fs/2 ⁶	(1.95 ms)			
		000 (fc)	fc/2 ²	(0.2 μs)	fc/24	(0.8 µs)	fc/2 ⁶	(3.2 μs)			
	00	001 (fc/2)	fc/23	(0.4 μs)	fc/2 ⁵	(1.6 µs)	fc/2 ⁷	(6.4 μs)			
0 (fc)	(f _{FPH})	010 (fc/4)	fc/24	(0.8 µs)	fc/26	(3.2 μs)	fc/2 ⁸	(12.8 μs)			
		011 (fc/8)	fc/2 ⁵	(1.6 µs)	fc/27	(6.4 μs)	fc/2 ⁹	(25.6 μs)			
		100 (fc/16)	fc/2 ⁶	(3.2 μs)	fc/28	(12.8 μs)	fc/2 ¹⁰	(51.2 μs)			
XXX	01 (Low-frequency clock)	XXX	fs/2 ²	(122 μs)	fs/2 ⁴	(488 μs)	fs/2 ⁶	(1.95 ms)			
XXX	10 (fc/16 clock)	XXX	fc/2 ⁶	(3.2 μs)	fc/2 ⁸	(12.8 μs)	fc/2 ¹⁰	(51.2 μs)			

XXX: Don't care

Note: The fc/16 clock as a prescaler clock can not be used when the fs is used as a system clock.

The clock selected among f_{FPH} clock, fc/16 clock and fs is divided by 2 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0<PRCK1:0>.

Resetting sets <PRCK1:0> to "00" selects the fFPH clock input divided by 2. The register TRUN<PRRUN> which controls this prescaler is also used as the other timers. So, this prescaler can not be operated independently.

The 8-bit PWM timer0, 1 selects between 3 clock inputs, ϕ P1, ϕ P4, and ϕ P16 among the prescaler outputs.

This prescaler also can be run or stopped by TRUN<PRRUN> described of the 8-bit timer. Counting starts when <PRRUN> is set to "1". The prescaler is cleared zero and stops operation when <PRRUN> is set to "0". Resetting clear <PRRUN> to "0" and stops the prescaler.

When the IDLE1 mode (Only the oscillator operates) is used, set TRUN<PRRUN> to "0" to reduce the power consumption of the prescaler before the "HALT" instruction is executed.

2. Up counter

The up counter is an 8-bit binary counter which counts up according to the input clock specified by PWM mode register P0MOD<T2CLK1:0>.

The input clock for the up counter is selected from the internal clocks $\phi P1$, $\phi P4$, and $\phi P16$ (PWM dedicated prescaler output) depending on the <T2CLK1:0>.

Operating mode is set by P0MOD<PWM0M>. At reset, it is initialized to "0", thus, the up counter is placed in PWM mode. In PWM mode, the up counter is cleared when a $2^n - 1$ overflow occurs; in timer mode, the up counter is cleared at compare and match.

Count/stop and clear of the up counter can be controlled for each PWM timer using the timer operation control register TRUN. Resetting clears all up counters and stops timers.

3. Timer register

The 8-bit register is used for setting an interval time. When the value set in the timer register (TREG2) matches the value in the up counter, the match detect signal of the comparator becomes active.

Timer register TREG2 is each paired with register buffer to make a double buffer structure.

TREG2 controls double buffer enable/disable by P0MOD<DB2EN>: Disabled when <DB2EN> = 0, enabled when <DB2EN> = 1.

Data is transferred from register buffer to timer register when a 2^n-1 overflow occurs in PWM mode, or when compare and match occur in 8-bit timer mode. That is, with a PWM timer, the timer mode can be operated in double buffer enable state, unlike PWM mode and timer mode for timers 0 and 1.

At reset, <DB2EN> is initialized to 0 to disable double buffer. The same data value is written to both the register buffer and the timing register. To use double buffer, write the data in the timer register at first, then set <DB2EN> to 1, and write the following data in the register buffer.




Figure 3.8.4 Structure of Timer Registers 2

Memory addresses of the timer registers are as follows:

TREG2: 000026H (for PWM0) TREG3: 000027H (for PWM1)

The timer register and the register buffer are allocated to the same memory address. When $\langle DB2EN \rangle = "0"$, the same value is written to both register buffer and timer register. When $\langle DB2EN \rangle = "1"$, the value is written to the register buffer only.


Register buffer values can be read when reading the above addresses. The timer register is only writing, and it can not read.

4. Comparator

Compares the value in the up counter with the value in the timer register (TREG2). When they match, the comparator outputs the match detect signal. In timer mode, the comparator clears the up counter to 0 at compare and match. It also inverts the value of the timer flip-flop if timer flip-flop invert is enabled.


5. Timer flip-flop

The value of the timer flip-flop is inverted by the match detect signal (Comparator output) of each interval timer or $2^n - 1$ overflow. The value can be output to the timer output pin TO2 (Also used as P72).



Note: Read-modify-write is prohibited.

Figure 3.8.5 8-Bit PWM0 Mode Control Register



Note: Read-modify-write is prohibited.

Figure 3.8.6 8-Bit PWM1 Mode Control Register





Figure 3.8.7 8-Bit PWM F/F Control Register



		7	6	5	4	3	2	1	0			
SYSCR0	Bit symbol	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0			
(006EH)	Read/Write	R/W										
	After reset	1	0	1	0	0	0	0	0			
	Function	High- frequency oscillator (fc) 0: Stop 1: Oscillator	Low- frequency oscillator (fs) 0: Stop 1: Oscillator	oscillator	released	Select clock after released STOP mode 0: fc 1: fs	Warm-up timer (Write) 0: Don't care 1: Start timer (Read) 0: End warm up	Select presca 00: fFPH 01: fs 10: fc/16 11: (Reserved				
							1: Not end warm up					

Figure 3.8.8 Timer Operation Control Register/System Clock Control Register

The following explains PWM timer operations.

(1) PWM timer mode

PWM output changes under the following two conditions.

Condition 1:

- TFF2 is cleared to 0 when the value in the up counter (UC2) and the value set in the TREG2 match.
- TFF2 is set to 1 when a $2^n 1$ counter overflow (n = 6, 7, or 8) occurs.

Condition 2:

- TFF2 is set to 1 when the value in the up counter (UC2) and the value set in TREG2 match.
- TFF2 is cleared to 0 when a $2^n 1$ counter overflow (n = 6, 7, or 8) occurs.

The up counter (UC2) is cleared by a 2ⁿ - 1 counter overflow.

The PWM timer can output 0% to 100% duty pulses because a $2^n - 1$ counter overflow has a higher priority. That is, to obtain 0% output (Always low), the mode used to set TFF2 to TFF0 due to overflow (PFFCR<FF2TRG1:0> = 1, 0) must be set and $2^n - 1$ (Value for overflow) must be set in TREG2. To obtain 100% output (Always high), the mode must be changed: PFFCR<FF2TRG1:0> = 1, 1 then the same operation is required.

PWM timing




Figure 3.8.9 Output Waves in PWM Timer Mode

Note: The above waves are obtained in a mode where the F/F is set by a match with the timer register (TREG) and reset by an overflow.




Figure 3.8.10 is a block diagram of this mode.

Figure 3.8.10 Block Diagram of PWM Timer Mode (PWM0)

Internal data bus

In this mode, enabling double buffer is very useful. The register buffer value shifts into TREG2 when a 2^n-1 overflow is detected, when double buffer is enabled.

P0MOD<PWM0INT>

Using double buffer makes handling small duty waves easily.





Figure 3.8.11 Register Buffer Operation

Example: To output the following PWM waves to TO2 pin using PWM0 at fc = 20 MHz



To implement 25.4 μs PWM cycle by $\phi P1$ = 0.2 μs (at fc = 20 MHz)

$$25.4 \ \mu s \div 0.2 \ \mu s = 127 = 2^7 - 1.$$

Consequently, set n to 7.

Since the low level cycle = $12 \mu s$; for $\phi P1 = 0.2 \mu s$

$$12 \mu s \div 0.2 = 60 = 3CH$$

set the 3CH in TREG2.

	7	6	5	4	3	2	1	0	
TRUN	← -	Χ	_	_	_	0	_	_	Stops PWM0 and clears it to 0.
P0MOD	← -	0	0	0	0	0	0	1	Sets PWM ($2^7 - 1$) mode, input clock $\phi P1$, overflow
									interrupt, and disables double buffer.
TREG2	← 0	0	1	1	1	1	0	0	Writes 3CH.
P0MOD	← -	1	0	0	0	0	0	1	Enables double buffer.
PFFCR	← -	_	_	_	0	1	1	0	Sets TFF2 and a mode where TFF2 is set by compare
									and match, and cleared by overflow.
P7CR	← X	Χ	Χ	Χ	_	1	_	_	0.44 P70 T00
P7FC	← X	Χ	Χ	Χ	_	1	_	Χ	Sets P72 as TO2 pin
TRUN	← 1	Χ	-	-	-	1	-	-	Starts PWM0 counting.

X: Don't care, -: No change

Table 3.8.2 PWM Cycle

at fc = 20 MHz, fs = 32.768 kHz

Select	Select		PWM Cycle								
System	Prescaler	Gear Value <gear2:0></gear2:0>	2 ⁶ – 1			2 ⁷ – 1			2 ⁸ – 1		
Clock <sysck></sysck>	Clock <prck1:0></prck1:0>	KGEAR2.03	φP1	φP4	φP16	φP1	φΡ4	φP16	φ P 1	φP4	φP16
1 (fs)		XXX	7.69 ms	30.8 ms	123 ms	15.5 ms	62.0 ms	248 ms	31.1 ms	125 ms	498 ms
		000 (fc)	12.6 μs	50.4 μs	201.6 μs	25.4 μs	101.6 μs	406.4 μs	51.0 μs	204.0 μs	816.0 μs
	00 (f _{FPH})	001 (fc/2)	25.2 μs	100.8 μs	403.2 μs	50.8 μs	203.2 μs	812.8 μs	102.0 μs	408.0 μs	1.63 ms
0 (fc)		010 (fc/4)	50.4 μs	201.6 μs	806.4 μs	101.6 μs	406.4 μs	1.63 ms	204.0 μs	816.0 μs	3.26 ms
		011 (fc/8)	100.8 μs	403.2 μs	1.61 ms	203.2 μs	812.8 μs	3.25 ms	408.0 μs	1.63 ms	6.53 ms
		100 (fc/16)	201.6 μs	806.4 μs	3.23 ms	406.4 μs	1.63 ms	6.50 ms	816.0 μs	3.26 ms	13.06 ms
XXX	01 (Low frequency)	XXX	7.69 ms	30.8 ms	123 ms	15.5 ms	62.0 ms	248 ms	31.1 ms	125 ms	498 ms
XXX	10 (fc/16 clock)	XXX	201.6 μs	806.4 μs	3.23 ms	406.4 μs	1.63 ms	6.50 ms	816.0 μs	3.26 ms	13.06 ms

XXX: Don't care

(2) 8-bit timer mode

Both PWM timers can be used independently as 8-bit interval timers. Since both timers operate in exactly the same way, PWM0 (Timer 2) is used for the purposes of explanation.

1. Generating interrupts at a fixed interval

To generate timer 2 interrupts (INTT2) at a fixed interval using PWM0 timer, first stop PWM0, then set the operating mode, input clock, and interval in the P0MOD and TREG2 registers. Next, enable INTT2 and start counting PWM0.

Example: To generate a timer 2 interrupt every $40~\mu s$ at fc = 20~MHz, set registers as follows:

```
System clock: High frequency (fc)
                      * Clock condition
                                          Clock gear:
                                                           1 (fc)
                                          Prescaler clock: System clock
                    6 5 4 3 2 1 0
TRUN
                     X - -
                                - 0 -
                                                     Stops PWM timer 0 and clears it to 0.
P0MOD
               \leftarrow X 0 1 1 0 0 X X
                                                     Sets 8-bit timer mode and selects \phi P1 (0.2 \mu s) and
                                                     compare interrupt.
TREG2
              \leftarrow 1 \quad 1 \quad 0 \quad 0 \quad 1 \quad 0 \quad 0 \quad 0
                                                     Sets 40 \mu s \div 0.2~\mu s = C8H in timer register.
INTEPW10
                     - - - 1 1 0 0
                                                     Enables INTT2 and sets interrupt level 4.
TRUN
                                                     Starts counting PWM0.
```

X: Don't care, -: No change

Select an input clock using the Table 3.8.1.

Note: To generate interrupts in 8-bit timer mode, P0MOD<PWM0INT> must be set to 1.

2. Generating a 50% square wave

To generate a 50% square wave, invert the timer flip-flop at a fixed interval and output the timer flip-flop value to the timer output pin (TO2).

Example: To output a 2.0 μs square wave at fc = 20 MHz from TO2 pin, set registers as follows.

High frequency (fc)

System clock:

```
* Clock condition
                                        Clock gear:
                                                        1 (fc)
                                        Prescaler clock: System clock
TRUN
                                  0
                                                Stops PWM0 and clears it to 0.
P0MOD
                                                Sets 8-bit timer mode and selects φP1 (0.2 μs) as the input
                                                Sets 2.0 \mus ÷ 0.2 \mus ÷ 2 = 5 in the timer register.
TREG2
                           0 0 1 0
PFFCR
                                      0
                                                Clears TFF2 to TFF0 and inverts using comparator output.
                               1
                                  0
P7CR
                           Χ
                                                Sets P72 as TO2 pin.
P7FC
                           Χ
                    ХХ
TRUN
                                                Starts counting PWM0.
```

X: Don't care, -: No change




Figure 3.8.12 Square Wave (50% duty) Output Timing Chart

This mode is as shown in Figure 3.8.13 below.




Figure 3.8.13 Block Diagram of 8-Bit Timer Mode

3.9 16-Bit Timers

The TMP93CW46A contains two (Timer 4 and timer 5) multifunctional 16-bit timer/event counters with the following operation modes.

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode
- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Timer/event counter consists of 16-bit up counter, two 16-bit timer registers (One of them applies double buffer), two 16-bit capture registers, two comparators, capture input controller, and timer flip-flop and the control circuit.

Timer/event counter is controlled by 4 control registers: T4MOD/T5MOD, T4FFCR/T5FFCR, TRUN and T45CR.

Figure 3.9.1, 3.9.2 show the block diagram of 16-bit timer/event counter (Timer 4 and timer 5).

Timer 4 and 5 can be used independently.

All timer operate in the same manner except the following points, and thus only the operation of timer 4 will be explained below.

(Different points between timer 4 and 5)

	Timer 4	Timer 5
Timer out pin	TO4 pin (TFF4)	TO6 pin (TFF6)
	TO5 pin (TFF5)	no TO7 pin (TFF7)
Different phased pulse output mode	Yes	No (no TO7 pin)




Figure 3.9.1 Block Diagram of 16-Bit Timer (Timer 4)




Figure 3.9.2 Block Diagram of 16-Bit Timer (Timer 5)





Figure 3.9.3 16-Bit Timer Mode Controller Register (T4MOD) (1/2)



CAP2T5: Invert when the up counter value is loaded to CAP2 EQ5T5: Invert when the up counter matches TREG5

Figure 3.9.4 16-Bit Timer Controller Register (T4MOD) (2/2)




Figure 3.9.5 16-Bit Timer 4 F/F Control (T4FFCR)




Figure 3.9.6 16-Bit Timer Mode Control Register (T5MOD) (1/2)






Figure 3.9.7 16-Bit Timer Control Register (T5MOD) (2/2)



CAP4T6: Invert when the up counter value is loaded to CAP4 CAP3T6: Invert when the up counter value is loaded to CAP3

EQ7T6: Invert when up counter matches TREG7 EQ6T6: Invert when up counter matches TREG6


Figure 3.9.8 16-Bit Timer 5 F/F Control (T5FFCR)



Note 1: In case of unused the 7-stage binary counter as a warm-up timer, the stable clock must be input from external circuit.

Note 2: T45CR<bit6:2> is always read as "1".

Figure 3.9.9 16-Bit Timer Trigger Control Register (T45CR)



PRRUN: Operation of prescaler

T5RUN: Operation of 16-bit timer (Timer 5)

T4RUN: Operation of 16-bit timer (Timer 4)

P1RUN: Operation of PWM timer (PWM1/timer 3)

P0RUN: Operation of PWM timer (PWM0/timer 2)

T1RUN: Operation of 8-bit timer (Timer 1)
T0RUN: Operation of 8-bit timer (Timer 0)

Note: TRUN
bit6> is always read as "1".

		7	6	5	4	3	2	1	0		
SYSCR0	Bit symbol	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0		
(006EH)	Read/Write	R/W									
	After reset	1	0	1	0	0	0	0	0		
	Function	High- frequency oscillator (fc) 0: Stop 1: Oscillation	Low- frequency oscillator (fs) 0: Stop 1: Oscillation	High- frequency oscillator (fc) after released STOP mode 0: Stop 1: Oscillation	Low- frequency oscillator (fs) after released STOP mode 0: Stop 1: Oscillation	Select clock after released STOP mode 0: fc 1: fs	Warm-up timer (Write) 0: Don't care 1: Start timer (Read) 0: End warm up 1: Not end warm up	Select presc: 00: f _{FPH} 01: fs 10: fc/16 11: (Reserve			

Figure 3.9.10 Timer Operation Control Register/System Clock Control Register

1. Prescaler

There are 9-bit prescaler and prescaler clock selection registers to generate input clock for 8-bit timers 0 and 1, 16-bit timers 4 and 5 and serial interfaces 0 to 4. Figure 3.9.11 shows the block diagram. Table 3.9.1 shows prescaler clock resolution into 8-/16-bit timer.




Figure 3.9.11 The Block Diagram of Prescaler

Table 3.9.1 Prescaler Clock Resolution to 8-/16-Bit Timer

at fc = 20 MHz, fs = 32.768 kHz Clock Gear Prescaler Clock Resolution System Clock Prescaler Clock Selection Selection Value φT16 φT1 **φ**Τ4 <SYSCK> <PRCK1:0> <GEAR2:0> fs/2⁷ (3.9 ms) fs/2¹¹ (62.5 ms) 1 (fs) XXXfs/23 (244 µs) fs/2⁵ (977 μs) 000 (fc) $fc/2^7$ (6.4 µs) fc/2¹¹ (102.4 μs) $fc/2^3$ (0.4 µs) fc/2⁵ (1.6 μs) 00 001 (fc/2) fc/2¹² (204.8 μs) fc/24 (0.8 µs) (3.2 µs) fc/2⁸ (12.8 μs) fc/2¹³ (409.6 μs) fc/2⁹ (25.6 μs) 0 (fc) (f_{FPH}) 010 (fc/4) fc/2⁵ fc/27 $(1.6 \mu s)$ $(6.4 \mu s)$ fc/2¹⁴ (819.2 μs) 011 (fc/8) fc/2¹⁰ (51.2 μs) $(3.2 \mu s)$ fc/28 (12.8 µs) fc/2¹⁵ (1.64 ms) 100 (fc/16) fc/2¹¹ (102.4 μs) $(6.4 \mu s)$ (25.6 μs) fc/2⁹ 01 XXX XXX fs/23 fs/2⁵ fs/2⁷ (3.9 ms) fs/2¹¹ (62.5 ms) (244 µs) (977 μs) Low-frequency clock 10 fc/2¹⁵ (1.64 ms) XXX XXX fc/2¹¹ (102.4 μs) fs/2⁷ $(6.4 \mu s)$ fc/29 (25.6 μs) (fc/16 clock) XXX: Don't care 16-bit timer 8-bit timer

Note: The fc/16 clock as a prescaler clock can not be usedwhen the fs is used as a system clock.

The clock selected among f_{FPH} clock, fc/16 clock and fs is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0<PRCK1:0>.

Resetting sets <PRCK1:0> to "00" selects the fFPH clock input divided by 2.

The 16-bit timer selects between 3 clock inputs: $\phi T1$, $\phi T4$, and $\phi T16$ among the prescaler outputs.

This prescaler can be run or stopped by the timer operation control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to "1". The prescaler is cleared zero and stops operation when <PRRUN> is set to "0". Resetting clear <PRRUN> to "0" and stops the prescaler.

When the IDLE1 mode (Only the oscillator operates) is used, set TRUN<PRRUN> to "0" to stop this prescaler before the "HALT" instruction is executed.

2. Up counter

The up counter is a 16-bit binary counter which counts up according to the input clock specified by T4MOD<T4CLK1:0> register.

As the input clock, one of the internal clocks $\phi T1$, $\phi T4$, and $\phi T16$ from 9-bit prescaler (also used for 8-bit timer), and external clock from TI4 pin (also used as P80/INT4 pin) can be selected. When reset, it will be initialized to $\langle T4CLK1:0 \rangle = 00$ to select TI4 input mode.

Counting or stop and clear of the counter is controlled by timer operation control register TRUN<T4RUN>.


When clearing is enabled, up counter UC will be cleared to zero each timer it coincides matches the timer register TREG5. The "clear enable/disable" is set by T4MOD<CLE>.

If clearing is disabled, the counter operates as a free-running counter.

3. Timer register

These two 16-bit registers are used to set the counter value. When the value of up counter UC4 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for timer both registers (TREG4 and TREG5) is always needed. For example, either using 2-byte data transfer instruction or using 1-byte data transfer instruction twice for lower 8 bits and upper 8-bits in order.



TREG4 timer register is a double buffer structure, which is paired with register buffer. The timer control register T45CR<DB4EN> controls whether the double buffer structure should be enabled or disable d.: disabled when $\langle DB4EN \rangle = 0$, while enabled when $\langle DB4EN \rangle = 1$.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up counter (UC4) and timer register TREG5.


When reset, it will be initialized to $\langle DB4EN \rangle = 0$, whereby the double buffer is disabled. To use the double buffer, write data in the timer register, set $\langle DB4EN \rangle = 1$, and then write the following data in the register buffer.

TREG4 and register buffer are allocated to the same memory addresses 000030H/000031H. When $\langle DB4EN \rangle = 0$, the same value will be written in both TREG4 and register buffer. When $\langle DB4EN \rangle = 1$, the value is written into only the register buffer.

4. Capture register

These 16-bit registers are used to hold the values of the up counter.

Data in the capture registers should be read all 16 bits. For example, using a 2-byte data load instruction or two 1-byte data load instruction, from the lower 8 bits followed by the upper 8 bits.



Capture input control

This circuit controls the timing to latch the value of up counter UC4 into the capture register (CAP1, CAP2).

The latch timing of capture register is controlled by register T4MOD<CAP12M1:0>.

• When T4MOD < CAP12M1:0 > = 00

Capture function is disabled. Disable is the default on reset.

• When T4MOD < CAP12M1:0 > = 01

Data is loaded to CAP1 at the rising edge of TI4 pin (also used as P80/INT4) input, while data is loaded to CAP2 at the rising edge of TI5 pin (also used as P81/INT5) input. (Time difference measurement)

• When T4MOD < CAP12M1:0 > = 10

Data is loaded to CAP1 at the rising edge of TI4 pin input, while to CAP2 at the falling edge. Only in this setting, interrupt INT4 occurs at falling edge. (Pulse width measurement)

• When T4MOD < CAP12M1:0 > = 11

Data is loaded to CAP1 at the rising edge of timer flip-flop TFF1, while to CAP2 at the falling edge.

Besides, the value of up counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD<CAPIN> the current value of up counter will be loaded to capture register CAP1. It is necessary to keep the prescaler in RUN mode (TRUN<PRRUN> to be "1").

6. Comparator

These are 16-bit comparators which compare the up counter UC4 value with the set value of (TREG4, TREG5) to detect the match. When a match is detected, the comparators generate an interrupt (INTTR4, INTTR5) respectively.

The up counter UC4 is cleared only when UC4 matches TREG5. (The clearing of up counter UC4 can be disabled by setting T4MOD<CLE> = 0.)

7. Timer flip-flop (TFF4)

This flip-flop is inverted by the match detect signal from the comparators and the latch signals to the capture registers. Disable/enable of inversion can be set for each element by T4FFCR<CAP2T4, CAP1T4, EQ5T4, EQ4T4>.

TFF4 will be inverted when "00" is written in T4FFCR<TFF4C1:0>. Also it is set to "1" when "01" is written, and cleared to "0" when "10" is written. The value of TFF4 can be output to the timer output pin TO4 (also used as P82). TFF4 is undefined on reset.

8. Timer flip-flop (TFF5)

This flip-flop is inverted by the match detect signal between the up counter (UC4) and the timer register TREG5 and the latch signal to the capture register CAP2. Disable/enable of inversion can be set for each element by T4MOD<CAP2T5, EQ5T5>. TFF5 will be inverted when "00" is written in T4FFCR<TFF5C1:0>. Also it is set to "1" when "01" is written, and cleared to "0" when "10" is written. The value of TFF5 can be output to the timer output pin TO5 (also used as P83). TFF5 is undefined on reset.

Note: This flip-flop (TFF5) is contained only in the 16-bit timer 4.

(1) 16-bit timer mode

Generating interrupts at fixed intervals.

In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTTR5.

```
7 6 5 4 3 2 1 0
TRUN
             ← - X - 0 - - -
                                                Stop timer 4.
INTET54
             \leftarrow 1 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 0
                                                Enable INTTR5 and sets interrupt level 4. Disable
                                                INTTR4.
T4FFCR
             \leftarrow 1 \ 1 \ 0 \ 0 \ 0 \ 1 \ 1
                                                Disable trigger.
T4MOD
             ← 0
                  0 1 0 0 1 * *
                                                Select internal clock for input and
                                                disable the capture function.
                          (** = 01, 10, 11)
TREG5
                                                Set the interval time (16 bits).
TRUN
                  Х –
                         1 –
                                                Start timer 4.
```

X: Don't care, -: No change

(2) 16-bit event counter mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TI4 pin input) as the input clock. To read the value of the counter, first perform "software capture" once and read the captured value.

The counter counts at the rising edge of TI4 pin input.

TI4 pin can also be used as P80/INT4.


```
6 5 4 3 2 1 0
TRUN
                        0
                                            Stop timer 4.
P8CR
                                    0
                                            Set P80 to input mode.
INTET54
            ← 1 1 0 0 1 0 0 0
                                            Enable INTTR5 and sets interrupt level 4, while disables
                                            INTTR4
                                            Disable trigger.
T4FFCR
                 1 0 0 0 0 1 1
                0 1 0 0 1 0 0
                                            Select TI4 as the input clock.
T4MOD
            ← 0
TREG5
                                            Set the number of counts (16 bits).
TRUN
            ← 1 X - 1
                                            Start timer 4.
```

Note: When used as an event counter, set the prescaler in RUN mode.

(3) 16-bit programmable pulse generation (PPG) output mode

The PPG mode is obtained by inversion of the timer flip-flop TFF4 that is to be enabled by the match of the up counter UC4 with the timer register TREG4 or 5 and to be output to TO4 (also used as P82). In this mode, the following conditions must be satisfied.

(Set value of TREG4) < (Set value of TREG5)



X: Don't care, -: No change




Figure 3.9.12 Programmable Pulse Generation (PPG) Output Waveforms

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4 at match with TREG5. This feature makes easy the handling of low duty waves.




Figure 3.9.13 Operation of Register Buffer

Shows the block diagram of this mode.




Figure 3.9.14 Block Diagram of 16-Bit PPG Mode

(4) Application examples of capture function

The loading of up counter (UC4) values into the capture registers CAP1 and CAP2, the timer flip-flop TFF4 inversion due to the match detection by comparators CP4 and CP5, and the output of the TFF4 status to TO4 pin can be enabled or disabled. Combined with interrupt function, they can be applied in many ways, for example:

- 1. One-shot pulse output from external trigger pulse
- 2. Frequency measurement
- 3. Pulse width measurement
- 4. Time difference measurement

1. One-shot pulse output from external trigger pulse

Set the up counter UC4 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up counter into capture register CAP1 at the rising edge of the TI4 pin. Then set to T4MOD<CAP12M1:0> = 01.

When the interrupt INT4 is generated at the rising edge of TI4 input, set the CAP1 value (c) plus a delay time (d) to TREG4 (= c + d), and set the above set value (c + d) plus a one-shot pulse width (p) to TREG5 (= c + d + p). When the interrupt INT4 occurs the T4FFCR<EQ5T4, EQ4T4> register should be set that the TFF4 inversion is enabled only when the up counter value matches TREG4 or TREG5. When interrupt INTTR5 occurs, this inversion will be disabled.






Figure 3.9.15 One-shot Pulse Output (with delay)

Setting example: To output 2 ms one-shot pulse with 3 ms delay to the external trigger pulse to TI4 pin



Setting of INT4



Setting of INTTR5



X: Don't care, -: No change

When delay time is unnecessary, invert timer flip-flop TFF4 when the up counter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus and the one-shot pulse width (p) to TREG5 when the interrupt INT4 occurs. The TFF4 inversion should be enabled when the up counter (UC4) value matches TREG5, and disabled when generating the interrupt INTTR5.




Figure 3.9.16 One-shot Pulse Output (without Delay)

2. Frequency measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TI4 pin, and its frequency is measured by the 8-bit timers (Timer 0 and timer 1) and the 16-bit timer/event counter (Timer 4).

The TI4 pin input should be selected for the input clock of timer 4. The value of the up counter is loaded into the capture register CAP1 at the rising edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and timer 1), and into CAP2 at its falling edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTT0 or INTT1) is generated by either 8-bit timer.




Figure 3.9.17 Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 [s], and the difference between CAP1 and CAP2 is 100, the frequency will be $100 \div 0.5$ [s] = 200 [Hz].

3. Pulse width measurement

This mode allows to measure the "H" level width of an external pulse. While keeping the 16-bit timer/event counter counting (Free running) with the internal clock input, the external pulse is input through the TI4 pin. Then the capture function is used to load the UC4 values into CAP1 and CAP2 at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TI4.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be $100 \times 0.8 \ \mu s = 80 \ \mu s$.




Figure 3.9.18 Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD<CAP12M1:0> = 10), external interrupt INT4 occurs at the falling edge of TI4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

4. Time difference measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer/event counter (Timer 4) counting (Free running) with the internal clock, and load the UC4 value into CAP1 at the rising edge of the input pulse to TI4. Then the interrupt INT4 is generated.

Similarly, the UC4 value is loaded into CAP2 at the rising edge of the input pulse to TI5, generating the interrupt INT5.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up counter value into CAP1 and CAP2 has been done.




Figure 3.9.19 Time Difference Measurement

(5) Different phased pulses output mode (This mode can be used only timer 4.)

In this mode, signals with any different phase can be outputted by free-running up counter UC4.

When the value in up counter UC4 and the value in TREG4 (TREG5) match, the value in TFF4 (TFF5) is inverted and output to TO4 (TO5).




Figure 3.9.20 Phase Output

Cycles (Counter overflow time) of the above output waves are listed on Table 3.9.2.

Table 3.9.2 Timer Output Cycle on the Different Phased Pulse Output Mode

at fc = 20 MHz, fs = 32.768 kHz


Select System Clock	Select Prescaler Clock	Gear Value	Counter Overflow Time				
<sysck></sysck>	<prck1:0></prck1:0>	<gear2:0></gear2:0>	φΤ1	φΤ4	φT16		
1 (fs)		XXX	15.999 s	64.000 s	256.000 s		
		000 (fc)	26.214 ms	104.858 ms	419.430 ms		
	00	001 (fc/2)	52.429 ms	209.715 ms	838.861 ms		
0 (fc)	(f _{FPH})	010 (fc/4)	104.858 ms	419.430 ms	1.678 s		
		011 (fc/8)	209.715 ms	838.861 ms	3.355 s		
		100 (fc/16)	419.430 ms	1.678 s	6.711 s		
XXX	01 (Low-frequency clock)	XXX	15.999 s	64.000 s	256.000 s		
XXX	10 (fc/16 clock)	XXX	419.430 ms	1.678 s	6.711 s		

XXX: Don't care

3.10 Serial Channel

TMP93CW46A contains 5 serial I/O channels. Channels 0 to 3 select UART mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission). Channel 4 is used only in UART mode.

The serial channel has the following operation modes.



In mode 1 and mode 2, a parity bit can be added. Mode 3 has a wake-up function for making the master controller start slave controllers in a serial link system.

Figure 3.10.1 shows the data format in each mode.

Serial channels 0 to 4 can be used independently.

All channels have the same operations except the following points, thus only the operation of channel 0 will be explained below.

	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4
Pin name	TXD0 (P90) RXD0 (P91) CTS0 /SCLK0 (P92)	TXD1 (P93) RXD1 (P94) SCLK1 (P95)	TXD2 (P60) RXD2 (P61) CTS2 /SCLK2 (P62)	TXD3 (P63) RXD3 (P64) CTS3 /SCLK3 (P65)	TXD4 (P66) RXD4 (P67)
UART mode	Yes	Yes	Yes	Yes	Yes
I/O interface mode	Yes	Yes	Yes	Yes	No
Handshake function	Yes	No (No CTS1 pin)	Yes	Yes	No (No CTS4 pin)

Note: Using the handshake function can transmit in units of one data format. Thus over run error is prevented.

See "Handshake function" for details.




Figure 3.10.1 Data Formats

The serial channel has buffer registers for transmitting and receiving operations in order to temporarily store transmitted or received data. This is done so that transmitting and receiving operations can be done independently (Full duplex).

However, in I/O interface mode, the SCLK (Serial clock) pin is used for both transmitting and receiving, the channel becomes half duplex.

The receiving data register is a double buffer structure to prevent the occurrence of an overrun error and it provides one data format of margin before the CPU reads the received data. The receiving data register stores the previously received data while the buffer register receives the next frame data.

By using $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ (There is no $\overline{\text{RTS}}$ pin, so any single port must be controlled by software) it is possible to halt data send until the CPU finishes reading receive data every time a frame is received. (Handshake function)

In the UART mode, a check function is added to not start the receiving operation by erroneous start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings of the start bit.

When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the receiving data register and the CPU is requested to read the data, INTTX (Transmit interrupt) or INTRX (Receive interrupt) interrupt occurs. If an overrun error, parity error, or framing error occurs during receiving operation, flag SCOCR<OERR, PERR, FERR> will be set.

The serial channels 0 to 4 include a special baud rate generator, which can set to any baud rate by dividing the frequency of 4 clocks (ϕ T0, ϕ T2, ϕ T8, and ϕ T32 from the 9-bit prescaler shared by the 8-bit/16-bit timers by the value 1, 2 + n/16 to 15 + n/16, 16n = 0 to 15).

In I/O interface mode, it is possible to input synchronous signals as well as to transmit or receive data by using an external clock.

3.10.1 Control Registers

The serial channels are controlled by 4 control registers SCOCR, SCOMOD, BROCR and BRADDO. Transmitted and received data are stored in register SCOBUF.

Note: The number of the control register name is equaled to the channel number.






Figure 3.10.2 Serial Mode Control Register (Channel 0, SC0MOD)




Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.

Figure 3.10.3 Serial Control Register (Channel 0, SC0CR)



- Note 1: Set TRUN<PRRUN> to "1" when the baud rate generator is used.
- Note 2: Set BR0CE<BR0ADD> to "1" after setting K (K = 1 to 15) to BRADD0<BR0K3:0> when + (16 K)/16 division function is used.
- Note 3: + (16 K)/16 division function is possible to use in only UART mode. Set BR0CR<BR0ADD> to "0" and disable + (16 - K)/16 division function in I/O interface mode.
- Note 4: BRADD0
bit7:4> is always read as "1".
- Note 5: Don't read from or write to BR0CR register during sending or receiving.

Figure 3.10.4 Baud Rate Generator Control (Channel 0, BR0CR, BRADD0)



Note: Prohibit read-modify-write for SC0BUF.

Figure 3.10.5 Serial Transmission/Receiving Buffer Registers (Channel 0, BR0CR)






Figure 3.10.6 Serial Mode Control Register (Channel 1, SC1MOD)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.10.7 Serial Control Register (Channel 1, SC1CR)



Note 1: Set TRUN<PRRUN> to "1" when the baud rate generator is used.

Note 2: Set BR1CR<BR1ADD> to "1" after setting K (K = 1 to 15) to BRADD1<BR1K3:0> when

+ (16 - K)/16 division function is used.


Note 3: +(16 - K)/16 division function is possible to use in only UART mode.

Set BR1CR<BR1ADD> to "0" and disable +(16-K)/16 division function in I/O interface mode.

Note 4: BRADD1
bit7:4> is always read as "1".

Note 5: Don't read from or write to BR1CR register during sending or receiving.

Figure 3.10.8 Baud Rate Generator Control (Channel 1, BR1CR, BRADD1)



Note: Prohibit read-modify-write for SC1BUF.

Figure 3.10.9 Serial Transmission/Receiving Buffer Registers (Channel 1, SC1BUF)






Figure 3.10.10 Serial Mode Control Register (Channel 2, SC2MOD)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.10.11 Serial Control Register (Channel 2, SC2CR)



Note 1: Set TRUN<PRRUN> to "1" when the baud rate generator is used.

Note 2: Set BR2CR<BR2ADD> to "1" after setting K (K = 1 to 15) to BRADD2<BR2K3:0> when

+ (16 - K)/16 division function is used.


Note 3: +(16 - K)/16 division function is possible to use in only UART mode.

Set BR2CR<BR2ADD> to "0" and disable +(16-K)/16 division function in I/O interface mode.

Note 4: BRADD2
bit7:4> is always read as "1".

Note 5: Don't read from or write to BR2CR register during sending or receiving.

Figure 3.10.12 Baud Rate Generator Control (Channel 2, BR2CR, BRADD2)



Note: Prohibit read-modify-write for SC2BUF.

Figure 3.10.13 Serial Transmission/Receiving Buffer Registers (Channel 2, SC2BUF)






Figure 3.10.14 Serial Mode Control Register (Channel 3, SC3MOD)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.10.15 Serial Control Register (Channel 3, SC3CR)



Note 1: Set TRUN<PRRUN> to "1" when the baud rate generator is used.

Note 2: Set BR3CR<BR3ADD> to "1" after setting K (K = 1 to 15) to BRADD3<BR2K3:0> when

+ (16 - K)/16 division function is used.


Note 3: +(16 - K)/16 division function is possible to use in only UART mode.

Set BR3CR<BR3ADD> to "0" and disable +(16-K)/16 division function in I/O interface mode.

Note 4: BRADD3
bit7:4> is always read as "1".

Note 5: Don't read from or write to BR3CR register during sending or receiving.

Figure 3.10.16 Baud Rate Generator Control (Channel 3, BR3CR, BRADD3)



Note: Prohibit read-modify-write for SC3BUF.

Figure 3.10.17 Serial Transmission/Receiving Buffer Registers (Channel 3, SC3BUF)






Figure 3.10.18 Serial Mode Control Register (Channel 4, SC4MOD)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.10.19 Serial Control Register (Channel 4, SC4CR)



Note 1: Set TRUN<PRRUN> to "1" when the baud rate generator is used.


Note 2: Set BR4CR<BR4ADD> to "1" after setting K (K = 1 to 15) to BRADD4<BR4K3:0> when

+ (16 - K)/16 division function is used.

Note 3: BRADD4<bit7:4> is always read as "1".


Note 4: Don't read from or write to BR4CR register during sending or receiving.

Figure 3.10.20 Baud Rate Generator Control (Channel 4, BR4CR, BRADD4)



Note: Prohibit read-modify-write for SC4BUF.

Figure 3.10.21 Serial Transmission/Receiving Buffer Registers (Channel 4, SC4BUF)



Note: Prohibit read-modify-write.

Figure 3.10.22 Port 9 Function Register (P9FC)





Figure 3.10.23 Port 9 Open-drain Enable Register (ODE)



Note: Prohibit read-modify-write.

Figure 3.10.24 Port 6 Function Register (P6FC)

3.10.2 Configuration

Figure 3.10.25 shows the block diagram of the serial channel 0.





Figure 3.10.25 Block Diagram of the Serial Channel 0

Figure 3.10.26 shows the block diagram of the serial channel 1.



Note: No handshake function in channel 1.

Figure 3.10.26 Block Diagram of the Serial Channel 1

Figure 3.10.27 shows the block diagram of the serial channel 2.




Figure 3.10.27 Block Diagram of the Serial Channel 2

Figure 3.10.28 shows the block diagram of the serial channel 3.





Figure 3.10.28 Block Diagram of the Serial Channel 3

Figure 3.10.29 shows the block diagram of the serial channel 4.



Note 1: No I/O interface mode in serial channel 4.

Note 2: No handshake function in serial channel 4.

Figure 3.10.29 Block Diagram of the Serial Channel 4

1. Prescaler, Prescaler clock select

There are 9-bit prescaler and prescaler clock selection registers to generate input clock for 8-bit timers 0 and 1, 16-bit timers 4 and 5, and Serial Interfaces 0 to 4.

Figure 3.10.30 shows the block diagram. Table 3.10.1 shows prescaler clock resolution into the baud rate generator.




Figure 3.10.30 The Block Diagram of Prescaler

Table 3.10.1 Prescaler Clock Resolution to Baud Rate Generator

Select	Select Prescaler Clock <prck1:0></prck1:0>	Gear Value <gear2:0></gear2:0>	Prescaler Output Clock Resolution			
System Clock <sysck></sysck>			φТО	φТ2	фТ8	фТ32
1 (fs)		XXX	fs/2 ²	fs/2 ⁴	fs/2 ⁶	fs/2 ⁸
0 (fc)	00 (f _{FPH})	000 (fc)	fc/2 ²	fc/2 ⁴	fc/2 ⁶	fc/2 ⁸
		001 (fc/2)	fc/2 ³	fc/2 ⁵	fc/2 ⁷	fc/2 ⁹
		010 (fc/4)	fc/2 ⁴	fc/2 ⁶	fc/2 ⁸	fc/2 ¹⁰
		011 (fc/8)	fc/2 ⁵	fc/2 ⁷	fc/2 ⁹	fc/2 ¹¹
		100 (fc/16)	fc/2 ⁶	fc/2 ⁸	fc/2 ¹⁰	fc/2 ¹²
xxx	01 (Low-frequency clock)	XXX	-	fs/2 ⁴	fs/2 ⁶	fs/2 ⁸
XXX	10 (fc/16 clock)	XXX	-	fc/2 ⁸	fc/2 ¹⁰	fc/2 ¹²

XXX: Don't care, -: Can not use

Note: The fc/16 clock as a prescaler clock can not be used when the fs is used as a system clock.

The clock selected among f_{FPH} clock, fc/16 clock, and fs clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0<PRCK1:0>.

Resetting sets <PRCK1:0> to "00" and selects the fFPH clock input divided by 4.

The baud rate generator selects between 4 clock inputs: $\phi T0$, $\phi T2$, $\phi T8$, and $\phi T32$ among the prescaler outputs.

The prescaler can be run or stopped by the timer operation control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to "1". The prescaler is cleared to zero and stops operation when <PRRUN> is set to "0".

When the IDLE1 mode (only the oscillator operates) is used, set TRUN<PRRUN> to "0" to stop this prescaler before the "HALT" instruction is executed.

2. Baud rate generator

The baud rate generator is a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator, $\phi T0$, $\phi T2$, $\phi T8$, or $\phi T32$, is generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register BR0CR<BR0CK1:0>.

The baud rate generator includes a frequency divider, which divides frequency by 1, n + m/16 (n = 2 to 15, m = 0 to 15) to 16 values to determine the transfer rate.

The transfer rate is determined by setting BR0CR<BR0ADD, BR0S3:0> and BRADD0<BR0K3:0>.

• UART mode

(1) BR0CR < BR0ADD > = 0

Setting BRADD0<BR0K3:0> is ignored. The baud rate generator divides the selected prescaler clock by N which is set to BR0CK<BR0S3:0>. (N = 1, 2, 3 ... 16)

(2) BR0CR < BR0ADD > = 1

N + (16 - K)/16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K)/16 according to N set to BROCR < BROS3:0 > (N = 2, 3...15) and K set to BRADDO < BROK3:0 > (K = 1, 2, 3...15).

Note: At N = 1 or 16, N + (16 - K)/16 division function is disabled. Set BR0CR<BR0ADD> to "0".

• I/O interface mode

N + (16 - K)/16 division function is not available in I/O interface mode. Set BK0CR<BR0ADD> to "0" before dividing by N.

How to calculate a transfer rate when the baud rate generator is used is explained below.

• UART mode

• I/O interface mode

Integer divisor (N divisor)

For example, when the source clock (fc) is 12.288 MHz, the input clock is ϕ T2 (fc/16), and frequency divisor is N (BR0CR<BR0S3:0>) = 5 BR0CR<BRADD0> = 0, the transfer rate in UART mode becomes as follows:

Baud rate =
$$\frac{\text{fc/16}}{5} \div 16$$

= $12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$

Note: + (16 – K)/16 division function is disabled, and setting BRADD0<BR0K3:0> is invalid.

• N + (16 - K)/16 divisor (Only in UART mode)

Accordingly, when source clock (fc) is $4.8\,MHz,$ the input clock is $\phi T0$, and frequency

divisor is N (BR0CR<BR0S3:0>) = 7, "K" (BRADD0<BR0K3:0>) = 3,

BR0CR < BRADD0 > = 1, the transfer rate in UART mode becomes as follows:

Table 3.10.2, 3.10.3 show the examples of the transfer rate in UART mode.

Additionally, the external clock input is available in the serial clock. (Serial channel 0 to 3). How to calculate a baud rate is explained below.

• UART mode

Baud rate = External clock input ÷ 16

It is necessary to satisfy (External clock input cycle) \geq 4/fc + 20 [ns]

• I/O interface mode

Baud rate = External clock input

It is necessary to satisfy (External clock input cycle) ≥ 16/fc [ns].

Table 3.10.2 Selection of Transfer Rate (1) (when baud rate generator is used)

Unit (kbps)

					O mit (mapo)
fc [MHz]	Input Clock Frequency Divisor	фТ0	фТ2	фТ8	фТ32
9.830400	2	76.800	19.200	4.800	1.200
	4	38.400	9.600	2.400	0.600
	8	19.200	4.800	1.200	0.300
	0	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
	А	19.200	4.800	1.200	0.300
14.745600	3	76.800	19.200	4.800	1.200
	6	38.400	9.600	2.400	0.600
	С	19.200	4.800	1.200	0.300

Note 1: Transfer rates in I/O interface mode are 8 times faster than the values given in the above table.

Note 2: This table is calculated when fc is selected as a system clock, the clock gear is set for fc, and the system clock as the prescaler clock input.

Table 3.10.3 Selection of Transfer Rate (1) (when timer 0 (Input clock φt1) is used)

Unit (kbps)

					Offit (Kbps)
TREG0	12.288 MHz	12 MHz	9.8304 MHz	8 MHz	6.144 MHz
1H	96		76.8	62.5	48
2H	48		38.4	31.25	24
3H	32	31.25			16
4H	24		19.2		12
5H	19.2				9.6
8H	12		9.6		6
AH	9.6				4.8
10H	6		4.8		3
14H	4.8			•	2.4

How to calculate the transfer rate (when timer 0 is used):

Note 1: Timer 0 match detect signal cannot be used as the transfer clock in I/O interface mode.

Note 2: This table is calculated when fc is selected as a system clock, the clock gear is set for fc, and f_{FPH} as the prescaler clock input.

3. Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

• I/O interface mode (Channel 1 only)

When in SCLK output mode with the setting of SCOCR<IOC> = "0", the basic clock will be generated by dividing the output of the baud rate generator by 2 as described before. When in SCLK input mode with the setting of SCOCR<IOC> = "1", the rising edge or falling edge will be detected according to the setting of the SCOCR<SCLKS> register to generate the basic clock.

UART mode

The setting of SC0MOD<SC1:0>, will select between the baud rate generator clock, internal clock $\phi 1$ (Max 625 Kbps at fc = 20 MHz), or the match detect signal from timer 0 or the external clock (Channel 0 to 3) to generate the basic clock SIOCLK.

4. Receiving counter

The receiving counter is a 4-bit binary counter used in asynchronous communication (UART) mode and counts up according to the SIOCLK clock. 16 pulses of SIOCLK are used for receiving 1 bit of data, and the data bit is sampled three times at the 7th, 8th and 9th clock.

With these three samples, the received data bit is evaluated by the majority rule.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated such that the received data bit is determined to be "0".

5. Receiving control

I/O interface mode

When in SCLK output mode with the setting of SCOCR<IOC> = "0", the RXD0 signal will be sampled at the rising edge of the shift clock which is output to the SCLK0 pin.

When in SCLK input mode with the setting SC1CR<IOC>= "1", the RXD0 signal will be sampled at the rising edge or falling edge of the SCLK0 input according to the setting of the SC0CR<SCLKS> register.

• UART mode

The receiving control block has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during the 3 samples, it is recognized as start bit and the receiving operation is started.

The data being received is also evaluated by the majority rule.

6. Receiving buffer

To prevent an overrun error, the receiving buffer has a double buffer structure.

Received data is stored bit by bit in receiving buffer 1 (Shift register type). When 7 bits or 8 bits of data are stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF) generating an interrupt INTRX0. The CPU reads only receiving buffer 2 (SC0BUF). Even before the CPU reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1. However, unless receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SC0CR<RB8> are still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SC0CR<RB8>.

When in 9-bit UART mode, the wakeup function of the slave controller is enabled by setting SC0MOD<WU> to "1", and interrupt INTRX0 occurs only when SC0CR<RB8> is set to "1".

7. Transmission counter

The transmission counter is a 4-bit binary counter which is used in asynchronous communication (UART) mode and, like a receiving counter, counts by the SIOCLK clock which generates TXDCLK every 16 clock pulses.




Figure 3.10.31 Generation of Transmission Clock

8. Transmission controller

• I/O interface mode

In SCLK output mode with the setting of SCOCR<IOC> = "0", the data in the transmission buffer is output bit by bit to TXDO pin at the rising edge of the shift clock which is output from the SCLKO pin.

In SCLK input mode with the setting of SCOCR<IOC>= "1", the data in the transmission buffer is output bit by bit to the TXD0 pin at the rising edge or falling edge of the SCLK0 input according to the setting of the SCOCR<SCLKS> register.

• UART mode

When transmission data is written to the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

Handshake function

Serial channel 0, 2, 3 has a $\overline{\text{CTS}}$ pin. Using this pin, data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake function is enabled/ disabled by SC0MOD<CTSE>.

When the $\overline{\text{CTS0}}$ pin goes high, after completion of the current data send, data send is halted until the $\overline{\text{CTS0}}$ pin goes low again. When the INTTX0 Interrupt is generated, it requests the next data send to the CPU.

Though there is no \overline{RTS} pin, a handshake function can be easily configured by setting any port assigned to be the \overline{RTS} function. The \overline{RTS} should be output "High" to request send data halt after data receive is completed by software in the RXD interrupt routine.





Figure 3.10.32 Handshake Function



Note 1: If the $\overline{\texttt{CTS}}$ signal rises during transmission, the next data is not sent after the completion of the current transmission.

Note 2: Transmission starts at the first TXDCLK clock falling edge after the $\overline{\text{CTS}}$ signal falls.

Figure 3.10.33 Timing of CTS (Clear to send)

9. Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU from the least significant bit (LSB) in order. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX0 interrupt.

10. Parity control circuit

When the serial channel control register SCOCR<PE>is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART modes. With SCOCR<EVEN> register, even or odd parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SC0BUF. The data is transmitted after the parity bit is stored in SC0BUF<TB7> when in 7-bit UART mode or in SC0MOD<TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before the transmission data is written to the transmission buffer.

For receiving, data are shifted in the receiving buffer 1, the parity is added after the data is transferred to receiving buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> when in 7-bit UART mode and with SC0MOD<RB8> when in 8-bit UART mode. If they are not equal, a parity error occurs and SC0CR<PERR> flag is set.

11. Error flag

Three error flags are provided to increase the reliability of receiving data.

1) Overrun error <OERR>

If all bits of the next data are received in receiving buffer 1 while valid data is stored in receiving buffer 2 (SC0BUF), an overrun error will occur.

2) Parity error <PERR>

The parity generated for the data shifted in receiving buffer 2 (SC0BUF) is compared with the parity bit received from RXD pin. If they are not equal, a parity error occurs.

3) Framing error <FERR>

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.

l. Signal generating timing

1) In UART mode

Receive

Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit
Timing for interrupt generation	Around center of bit8	Around center of parity bit	Around center of stop bit
Timing for framing generation	Around center of stop bit	Around center of stop bit	Around center of stop bit
Timing for parity error generation	-	Around center of parity bit	←
Timing for overrun error timing	Around center of bit8	Around center of parity bit	Around center of stop bit

Note: In 9-Bit and 8-Bit+Parity mode, interrupts coincide with the ninth bit pulse. Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

Send

Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit
Timing for interrupt generation	Immediately before stop bit sent	←	←

2) In I/O interface mode

Timing for send interrupt generation	SCLK0 output mode	Immediately after rise of last SCLK0 signal (See Figure 3.10.36)		
	SCLK0 input mode	Immediately after rise (Rising mode) or fall (Falling mode) of las SCLK0 signal (See Figure 3.10.36.)		
Timing for receive interrupt generation	SCLK0 output mode	Immediately after final SCLK0 (When received data are transferred to receive buffer 2 (SC0BUF)) (See Figure 3.10.38.)		
	SCLK0 input mode	Immediately after final SCLK0 (When received data are transferred to receive buffer 2 (SC0BUF)) (See Figure 3.10.39.)		

3.10.3 Operational Description

(1) Mode 0 (I/O interface mode)

This mode is used to increase the number I/O pins for transmitting or receiving data to or from an external shifter register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.10.34 Example of SCLK Output Mode Connection




Figure 3.10.35 Example of SCLK Input Mode Connection

Note: Serial channel 4 has no I/O interface mode.

1. Transmission

In SCLK output mode, 8-bit data and synchronous clock are output from TXD0 pin and SCLK0 pin respectively, each time the CPU writes data to the transmission buffer. When all data is output, INTESO<ITX0C> will be set to generate the INTTX0 interrupt.




Figure 3.10.36 Transmitting Operation in I/O Interface Mode (SCLK output mode) (Channel 0)

In SCLK input mode, 8-bit data is output from TXD0 pin when SCLK0 input becomes active after data are written to the transmission buffer by CPU.

When all data is output, INTESO<ITX0C> will be set to generate INTTX0 interrupt.




Figure 3.10.37 Transmitting Operation in I/O Interface Mode (SCLK input mode) (Channel 0)

2. Receiving

In SCLK output mode, the synchronous clock is outputted from SCLK0 pin and the data is shifted to receiving buffer 1. This starts when the receive interrupt flag INTESO<IRX0C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRX0C> will be set again to generate INTRX0 interrupt.




Figure 3.10.38 Receiving Operation in I/O Interface Mode (SCLK output mode) (Channel 0)

In SCLK input mode, the data is shifted to receiving buffer 1 when the SCLK input becomes active after the receive interrupt flag INTESO<IRX0C> is cleared by reading the received data. When 8-bit data is received, the data will be shifted to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRX0C> will be set again to generate INTRX0 interrupt.




Figure 3.10.39 Receiving Operation in I/O Interface Mode (SCLK input mode) (Channel 0)


Note: For data receiving, the system must be placed in the receive enable state (SC0MOD<RXE> = "1")

(2) Mode 1 (7-bit UART mode)

The 7-bit mode can be set by setting serial channel mode register SC0MOD<SM1:0> to "01".

In this mode, a parity bit can be added, and the addition of the parity bit can be enabled or disabled by serial channel control register SCOCR<PE>, and even parity or odd parity is selected by SCOCR<EVEN> when <PE> is set to "1" (Enable).

Setting example: When transmitting data with the following format, the control registers should be set as described below. Channel 0 is explained here.




	,	О	Э	4	3	2	- 1	U	
P9CR	$\leftarrow X$	Χ	_	_	_	_	_	1	Select P90 as the TXD0 pin.
P9FC	$\leftarrow X$	Χ	-	Χ	_	Χ	Χ	1	Select F90 as the TADO pin.
SC0MOD	$\leftarrow X$	0	_	Χ	0	1	0	1	Set 7-bit UART mode.
SC0CR	$\leftarrow X$	1	1	Χ	Χ	Χ	0	0	Add even parity.
BR0CR	← 0	Χ	1	0	0	1	0	1	Set transfer rate at 2400 bps.
TRUN	← 1	Χ	-	-	_	_	_	_	Start the prescaler for the baud rate generator.
INTES0	← 1	1	0	0	_	_	_	-	Enable INTTX0 interrupt and set interrupt level 4.
SC0BUF	← *	*	*	*	*	*	*	*	Set data for transmission.

X: Don't care, -: No change

(3) Mode 2 (8-bit UART mode)

The 8-bit UART mode can be specified by setting SC0MOD<SM1:0> to "10". In this mode, the parity bit can be added (The addition of a parity bit is enabled or disabled by SC0CR<PE>) and even parity or odd parity is selected by SC0CR<EVEN> when <PE> is set to "1" (enable).

Setting example: When receiving data with the following format, the control register should be set as described below.



Main setting							
	7 6	5 4	3	2	1	0	
P9CR	$\leftarrow X X$		_	_	0	_	Select P91 (RXD0) as the input pin.
SC0MOD	← - 0	1 X	1	0	0	1	Enable receiving in 8-bit UART mode.
SC0CR	$\leftarrow X 0$	1 X	Χ	Χ	0	0	Add odd parity.
BR0CR	$\leftarrow 0 X$	0 1	0	1	0	1	Set transfer rate at 9600 bps.
TRUN	← 1 X		_	_	_	_	Start the prescaler for the baud rate generator.
INTES0	←		1	1	0	0	Enable INTRX0 interrupt and set interrupt level 4.
Interrupt proce	ssing						
ACC ← SC	OCR AND 00	011100)]
if $A_{CC} \neq 0$ the second of	nen ERROR						Check for error.
							Read the received data.
ACC ← SC0BUF							iveau tile receiveu uata.
X: Don't care	e, –: No chan	nge					


(4) Mode 3 (9-bit UART mode)

9-bit UART mode can be specified by setting SC0MOD<SM1:0> to "11". In this mode, parity bit cannot be added.

For transmission, the MSB (9th bit) is written in SC0MOD<TB8>. For receiving it is stored in SC0CR<RB8>. For writing and reading of the buffer, the MSB is read or written first then the rest of the data from SC0BUF.

Wakeup function

In 9-bit UART mode, the wakeup function of slave controllers is enabled by setting SC0MOD
<WU> to "1". The interrupt INTRX0 occurs only when <RB8> = 1.




Note: TXD pin of the slave controllers must be in open drain output mode.

Figure 3.10.40 Serial Link using Wakeup Function

Protocol

- 1. Select the 9-bit UART mode for the master and slave controllers.
- 2. Set SC0MOD<WU> bit of each slave controller to "1" to enable data receiving.
- 3. The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (Bit8)<TB8> is set to "1".




- 4. Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- 5. The master controller transmits data to the specified slave controller whose SC0MOD<WU> bit is cleared to "0". The MSB (Bit8)<TB8> is cleared to "0".



6. The other slave controllers (with the <WU> bit remaining at "1") ignore the receiving data because their MSBs (Bit8 or <RB8>) are set to "0" to disable the interrupt INTRX0.

The slave controllers (WU=0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting example: To link two slave controllers serially with the master controller, and use the internal clock \$\phi\$1 as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 is used for the purposes of explanation.

• Setting the master controller

Main

```
P9CR
                                                 Select P90 as TXD0 pin and P91 as RXD0 pin.
P9FC
                          Χ
INTES0
                       0 0
                                                 Enable INTTX0 and set the interrupt level 4.
                                                 Enable INTRX0 and set the interrupt level 5.
SCOMOD
                    0
                      1 0 1 1 1 0
                                                 Set \phi 1 as the transmission clock in 9-bit UART mode.
SC0BUF
                    0 0 0 0 0 0 1
                                                 Set the select code for slave controller 1.
INTTX0 interrupt
SCOMOD
                                                 Sets TB8 to "0".
```

• Setting the slave controller

Main

SC0BUF

```
INTRX0 interrupt A_{CC} \leftarrow \text{SC0BUF} if A_{CC} = \text{Select code} Then SC0MOD \leftarrow ---0 ----
```

Clear <WU> to "0".

Set data for transmission.

3.11 Analog/Digital Converter

TMP93CW46A contains an analog/digital converter (AD converter) with 8-channel analog input that features 10-bit successive approximation.

Figure 3.11.1 shows the block diagram of the AD converter. 8-channel analog input pins (AN7 to AN0) are shared by input-only port P5 which also can be used as a general purpose input port.






Figure 3.11.1 Block Diagram of AD Converter

- Note 1: This AD converter does not have a built-in sample and hold circuit.
- Note 2: When the power supply current is reduced in IDLE2, IDLE1, STOP mode, there is possible to set a standby enabling the internal comparator due to a timing. Stop operation of AD converter before execution of "HALT" instruction. And set ADMOD2<SPEED1:0> = "00".
- Note 3: The operation of AD converter is guaranteed only when fc (High-frequency oscillator) is used. (Not guaranteed when fs is used) It is guaranteed when with $f_{FPH} \ge 4$ MHz.



Note: ADMOD1<Bit3> and <Bit1:0> are read as "1".

Figure 3.11.2 AD Control Register (1/2)



Note 1: Set <VREFON> bit to "1" before conversion start (Writing "1" to ADMOD1<ADS>).

Note 2: ADMOD2<bit6> and <bit3> are read as "1".

Figure 3.11.3 AD Control Register (2/2)

		7	6	5	4	3	2	1	0
ADREG04L	Bit symbol	ADR01	ADR00						
(0060H)	Read/Write				F	₹			
	After reset	Unde	efined	1	1	1	1	1	1
	Function		L	ower 2 bits	of AD result f	or AN0 or AN	N4 are stored	l.	
		7	6	5	4	3	2	1	0
ADREG04H	Bit symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
(0061H)	Read/Write				F	₹			
	After reset				Unde	fined			
	Function		ι	Jpper 8 bits o	of AD result f	or AN0 or AN	N4 are stored		
		7	6	5	4	3	2	1	0
ADREG15L	Bit symbol	ADR11	ADR10						
(0062H)	Read/Write				F	₹			
	After reset	Unde	efined	1	1	1	1	1	1
	Function		L	ower 2 bits	of AD result f	or AN1 or AN	N5 are stored		
		7	6	5	4	3	2	1	0
ADREG15H	Bit symbol	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
(0063H)	Read/Write				F	₹	•		
	After reset				Unde	fined	•		
	Function		Į	Jpper 8 bits of	of AD result f	or AN1 or AN	N5 are stored		_

Note: The result registers are used both as AN0 and AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7. They are stored in to ADREG04, ADREG15, ADREG26 and ADREG37 respectively.





Figure 3.11.4 AD Conversion Result Register (ADREG04, ADREG15) (1/2)






Figure 3.11.5 AD Conversion Result Register (ADREG26, ADREG37) (2/2)

3.11.1 Operation

(1) Analog reference voltage

The high analog reference voltage is applied to the VREFH pin, and the low analog reference voltage is applied to VREFL pin.

The reference voltage between VREFH and VREFL is divided by 1024 (Using string resistance) and compared with the analog input voltage for AD conversion.

The switch between VREFH and VREFL can be cut (OFF) by writing "0" to ADMOD2<VREFON>.

When the conversion can be started when <VREFON> = "0", a "1" must be written to <VREFON> and wait for 3 μ s that the internal reference voltage is stable (Regardless to fc) before writing "1" to ADMOD1<ADS>.

(2) Analog input channels

The analog input channel is selected by ADMOD2<ADCH2:0>. However, which channel to select depends on the operation mode of the AD converter.

In fixed analog input mode, one channel is selected by <ADCH2:0> among eight pins: AN0 to AN7.

In analog input channel scan mode, the number of channels to be scanned is specified by <ADCH2:0>, such as only AN0, AN0 \rightarrow AN1, AN0 \rightarrow AN1 \rightarrow AN2, AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3, only AN4, AN4 \rightarrow AN5, AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7.

When reset, the AD conversion channel register will be initialized to ADMOD<ADCH2:0> = 000, so that the AN0 pin will be selected.

The pins which are not used as analog input channels can be used as ordinary input port pins on port P5.

(3) Starting AD conversion

AD conversion starts when "1" is written to AD conversion register ADMOD1<ADS>. When conversion starts, conversion busy flag ADMOD1<ADBF> which indicates "conversion is in progress" will be set to "1".

(4) AD conversion mode

Both fixed AD conversion channel mode and conversion channel scan mode have two conversion modes, single and repeat conversion modes.

In fixed channel repeat mode, conversion of the specified single channel is executed repeatedly.

In scan repeat mode, scanning from AN0, ... \rightarrow AN3 is executed repeatedly.

The AD conversion mode is selected by ADMOD1<REPET, SCAN>.

(5) AD conversion speed selection

There are four AD conversion speed modes. The selection is determined by ADMOD2<SPEED1:0> register.

When reset, ADMOD2<SPEED1:0> will be initialized to "00", so that the 160 state conversion mode will be selected. (16 µs at 20 MHz)

(6) AD conversion end and interrupt

• AD conversion single mode

ADMOD1<EOCF> for AD conversion end will be set to "1", ADMOD1<ADBF> busy flag will be reset to "0", and INTAD interrupt will be enabled when AD conversion of specified channel ends in fixed conversion channel mode or when AD conversion of the last channel ends in channel scan mode.

AD conversion repeat mode

For both fixed conversion channel mode and conversion channel scan mode, INTAD should be disabled when in repeat mode. Always set the INTEOAD at "000" to disable the interrupt request.

Write "0" to ADMOD1<REPET> to end the repeat mode. Then the repeat mode will be exited as soon as the conversion in progress completed.

(7) Storing the AD conversion result

The results of AD conversion are stored in ADREG04 to ADREG37 registers for each channel. The result registers are used both as AN0 and AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7.

However, the current conversion data can not determine which channels.

In repeat mode, the registers are updated whenever conversion ends.

ADREG04 to ADREG37 are read-only registers.

(8) Reading the AD conversion result

The results of AD conversion are stored in ADREG04 to ADREG37 registers.

When the contents of one of the lower 2-bit registers ADREG04L, ADREG15L, ADREG26L, and ADREG37L are read, ADMOD1<EOCF> will be cleared to "0".

<EOCF> is not cleared to "0" when the contents of one of the upper 8 bits registers ADREG04H, ADREG15H, ADREG26H, and ADREG37H are read.

Setting example: a. When the analog input voltage of the AN3 pin is AD converted by 160 states speed and the result is transferred to the memory address 0100H by AD interrupt INTAD routine.

```
Main setting
INTE0AD
                                                       Enable INTAD and set interrupt level 4.
ADMOD2
                      X 0
                              0
                                 X 0 1
                                                       Specify AN3 pin as an analog input channel and starts
ADMOD1
               \leftarrow \ \ X \quad X \quad 0 \quad 0 \quad X \quad 1 \quad X \quad X
                                                       AD conversion in 160 states speed mode.
INTAD routine
                                                       Read ADREG37L and ADREG37H values and write to
WA
               ← ADREG37
                                                       WA (16 bits).
WA
              >> 6
                                                       Right-shifts WA six times and writes 0 in upper bits.
(000100H)
              \leftarrow WA
                                                       Writes contents of WA in memory at 0100H.
```

b. When the analog input voltage of the AN4 to AN7 pins (4 pins) are AD converted by 320 states speed and set the channel scan and repeat mode.

```
        Main setting
        INTE0AD
        ← 1 0 0 0 0 − − − − INTAD disable.

        ADMOD2
        ← 1 X 0 1 0 1 1 1 Specify AN4 to AN7 pins as input channel and scan and ADMOD1
        ← X X 1 1 X 1 0 0 repeat mode and starts AD conversion.
```

X: Don't care, -: No change

3.12 Watchdog Timer (Runaway detecting timer), Warm-up Timer

TMP93CW46A contains a watchdog timer for runaway detection.

The watchdog timer (WDT) is used to return the CPU to a normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt to notify the CPU of the malfunction, and outputs "0" externally from watchdog timer out pin $\overline{\text{WDTOUT}}$ to notify the peripheral devices of the malfunction.

Connecting the watchdog timer detect signal to the reset pin internally forces a reset.

This watchdog timer consists of 7-stage and 15-stage binary counters.

These binary counters are also used as a warm-up timer for the internal oscillator stabilization. This is used for releasing the stop before changing the system clock.

3.12.1 Configuration

Figure 3.12.1 shows the block diagram of the watchdog timer (WDT).




Figure 3.12.1 Block Diagram of Watchdog Timer/Warm-up Timer

The watchdog timer consists of 7-stage and 15-stage binary counters which use System clock (fsys) as the input clock. Using T45CR<QCU>, the 7-stage binary counter is set to be used or not. The 15-stage binary counter has fsys/2¹⁵, fsys/2¹⁷, fsys/2¹⁹ and fsys/2²¹ outputs. Selecting one of these outputs with the WDMOD register generates a watchdog interrupt and outputs watchdog timer out when an overflow occurs.

For the warm-up counter, 2^7 and 2^9 outputs of 15-stage binary counter can be selected using WDMOD<WARM> register. When a stable-external oscillator is used, shorter warm-up time is available using T45CR<QCU> register. When <QCU> = 1, counting value of 2^7 is selected.

When the watchdog timer is in operation, this shorter warm-up time function cannot be selected. This function can be available by setting QCU > 0.

Since the watchdog timer out pin (WDTOUT) outputs "0" for a watchdog timer overflow, the peripheral devices can be reset. The watchdog timer out pin is set to "1" after disabling WDT and clearing the watchdog timer (by writing a clear code 4EH in the WDCR register).

Example: LDW (WDMOD), B100H; Disable

LD (WDCR), 4EH ; Write clear code SET 7, (WDMOD) ; Enable again

In other words, the WDTOUT keeps outputting "0" until the clear code is written.

The watchdog timer out pin can also be connected to the reset pin internally. In this case, the watchdog timer out pin (\overline{WDTOUT}) outputs 0 for 8 to 20 states (12.8 to 32 μs at fc = 20 MHz) and then resets itself.




Figure 3.12.2 Normal Mode




Figure 3.12.3 Reset Mode

3.12.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
 - a. Setting the detecting time of watchdog timer <WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD
 <WDTP1:0> = "00" when reset.

The detecting time of WDT is shown Figure 3.12.6.

b. Watchdog timer enable/disable control register <WDTE>

When reset, WDMOD<WDTE> is initialized to "1" to enable the watchdog timer.

To disable, it is necessary to clear this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return from the disable state to enable state by merely setting <WDTE> to "1".

c. Watchdog timer out reset connection<RESCR>

This bit is used to connect the output of the watchdog timer with RESET internally. Since WDMOD<RESCR> is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear of binary counter of the watchdog timer function.

Control

By writing the disable code (B1H) in this WDCR register after clearing WDMOD<WDTE> to "0", the watchdog timer can be disabled.

• Enable control

Set WDMOD<WDTE>to "1".

• Watchdog timer clear control

The binary counter can be cleared and resume counting by writing clear code (4EH) into the WDCR register.

WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).




Figure 3.12.4 Watchdog Timer Mode Register




Figure 3.12.5 Watchdog Timer Control Register

at fc = 20 MHz, fs = 32.768 kHz

Cuatam Clask		Watchdog Timer Detecting Time							
System Clock Selection	Gear Value <gear2:0></gear2:0>	WDMOD <wdtp1:0></wdtp1:0>							
<sysck></sysck>	102/11/2:09	00	01	10	11				
1 (fs)	XXX (Don't care)	2.00 s	8.00 s	32.00 s	128.0 s				
	000 (fc)	3.28 ms	13.11 ms	52.43 ms	209.72 ms				
	001 (fc/2)	6.55 ms	26.24 ms	104.86 ms	419.43 ms				
0 (fc)	010 (fc/4)	13.11 ms	52.43 ms	209.72 ms	838.86 ms				
	011 (fc/8)	26.21 ms	104.86 ms	419.43 ms	1.68 s				
	100 (fc/16)	52.43 ms	209.72 ms	838.86 ms	3.36 s				

Note: When using as the watchdog timer, write "0" to T45CR<QCU> bit.

Figure 3.12.6 Watchdog Timer Detecting Time

3.12.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set in the WDMOD<WDTP1:0> and T45CR<QCU> registers and outputs a low level signal to the WDTOUT pin. For normal operation, the watchdog timer must be zero-cleared by software before an INTWD interrupt is generated. If the CPU malfunctions (Runaway) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter overflows and an INTWD interrupt is generated. The CPU detects malfunction (Runaway) due to the INTWD Interrupt and it is possible to return to normal operation by use of recovery program. By connecting the watchdog timer out pin to peripheral devices' resets, a CPU malfunction can also be acknowledged by other devices.

The watchdog timer restarts operation immediately after reset is released.

The watchdog timer stops its operation in the IDLE1 and STOP modes. In the RUN mode, the watchdog timer is operational. When the bus is released (BUSAK = "L"), WDT continues counting.

The watchdog timer is enabled in IDLE2 mode, but the over flow interrupt is disabled. Disable the watchdog timer before entering IDLE2 mode.

```
a. Clear the binary counter
 WDCR
             \leftarrow 0 1 0 0 1 1 1 0
                                         Write clear code (4EH).
b. Set the watchdog timer detecting time to 217/fSYS
 WDMOD
             \leftarrow 1 0 1 - - X X
c. Disable the watchdog timer.
 WDMOD
                     - - - X X
                                          Clear WDTE to "0".
 WDCR
             \leftarrow 1 0 1 1 0 0 0 1
                                          Write disable code (B1H).
d. Set IDLE1 mode.
 WDMOD
                     - - 1 0 X X
                                          Disables WDT and sets IDLE1 mode.
             ← 0 -
 WDCR
             ← 1 0
                     1
                        1
                           0 0
                                 0 1
 Executes HALT command
                                          Set the standby mode.
e. Set the STOP mode (Warm-up time: 216/Inputted frequency)
             \leftarrow - - 1 0 1 X X
                                          Set the STOP mode.
 Executes HALT command.
                                          Execute HALT instruction. Set the
                                          standby mode.
```

4. Electrical Characteristics

4.1 Maximum Ratings

"X" used in an expression shows a frequency of clock fFPH selected by SYSCR1<SYSCK>. If a clock gear or a low speed oscillator is selected, a value of "X" is different. The value as an example is calculated at fc, gear = 1/fc (SYSCR1<SYSCK, GEAR2:0> = "0000").

Parameter	Symbol	Rating	Unit
Power supply voltage	V _{CC}	-0.5 to 6.5	V
Input voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
Output current (Per pin; PA0 to PA5)	I _{OL1}	20	
Output current (Per pin; except PA0 to PA5)	I _{OL2}	2	
Output current (PA0 to PA5 total)	Σl _{OL1}	80	mA
Output current (Total)	ΣI_{OL}	120	
Output current (Total)	ΣΙΟΗ	-80	
Power dissipation (Ta = 85°C)	P _D	600	mW
Soldering temperature (10 s)	T _{SOLDER}	260	
Storage temperature	T _{STG}	-65 to 150	°C
Operating temperature	T _{OPR}	-40 to 85	

Note: The maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no maximum rating value will ever be exceeded.

4.2 DC Characteristics (1/2) ($V_{SS} = 0 \text{ V}$, $Ta = -40 \text{ to } 85^{\circ}\text{C}$)

	Parameter	Symbol	Conditio	n	Min	Typ. (Note)	Max	Unit
	supply voltage	.,	fc = 4 to 20 MHz		4.5			
	cc = Vcc ss = Vss	Vcc	fc = 4 to 12.5 MHz	34 kHz	2.7		5.5	V
		V	$V_{CC} \ge 4.5 \text{ V}$				0.8	
age	AD0 to AD15	V _{IL}	V _{CC} < 4.5 V				0.6	
Input low voltage	Port 2 to port A (except P87)	V _{IL1}			-0.3		0.3 V _{CC}	
th S	RESET, NMI, INTO	V _{IL2}	$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$				0.25 V _{CC}	
dul	EA , AM8/ AM16	V _{IL3}					0.3	
	X1	V _{IL4}					0.2 V _{CC}	V
	AD0 to AD15	\/	$V_{CC} \ge 4.5 \text{ V}$	2.2			V	
ge	ADU 10 AD 15	V _{IH}	V _{CC} < 4.5 V		2.0			
Input high voltage	Port 2 to port A (except P87)	V _{IH1}			0.7 V _{CC}		V _{CC} +	
hig	RESET, NMI, INTO	V _{IH2}	$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$		0.75 V _{CC}		0.3	
nput	EA , AM8/ AM16	V _{IH3}			V _{CC} – 0.3	_C – 0.3		
	X1	V _{IH4}			0.8 V _{CC}			

Note: Typical values are for Ta = 25°C and $V_{CC} = 5$ V unless otherwise noted.

4.2 DC Characteristics (2/2) ($V_{SS} = 0 \text{ V}$, $Ta = -40 \text{ to } 85^{\circ}\text{C}$)

Parameter	Symbol	Condition	Min	Typ. (Note 1)	Max	Unit
Output low voltage	V _{OL}	I _{OL} = 1.6 mA			0.45	V
- Calput low Voltage	· OL	$(V_{CC} = 2.7 \text{ to } 5.5 \text{ V})$	")		0.10	
		V _{OL} = 1.0 V	7			
Output low current	I _{OLA}	$(V_{CC} = 3 \text{ V} \pm 10\%)$)			mA
(PA0 to PA5)	OLA	V _{OL} = 1.0 V	. 16			
		$(V_{CC} = 5 \text{ V} \pm 10\%)$)			
	V _{OH1}	$I_{OH} = -400 \mu A$	2.4			
Output high voltage		$(V_{CC} = 3 \text{ V} \pm 10\%)$	5)			V
	V _{OH2}	$I_{OH} = -400 \mu A$	4.2			
		$(V_{CC} = 5 \text{ V} \pm 10\%)$) 			
Darlington drive current	I _{DAR}	V _{EXT} = 1.5 V				
(8 output pins max)	(Note 2)	$R_{EXT} = 1.1 \text{ k}\Omega$	-1.0		-3.5	mA
	1.	$(V_{CC} = 5 V \pm 10\% \text{ only})$	')			-
Input leakage current	ILI	$0.0 \le V_{IN} \le V_{CC}$		0.02	±5	μА
Output leakage current	I _{LO}	$0.2 \le V_{IN} \le V_{CC} - 0.2$		0.05	±10	
Power down voltage	V _{STOP}	$V_{IL2} = 0.2 V_{CC}$	2.0		6.0	V
(at STOP, RAM backup)	3101	$V_{IH2} = 0.8 V_{CC}$				
RESET pull-up resister	R _{RST}	V _{CC} = 5 V ± 10%	50		150	kΩ
· · ·	Kei	V _{CC} = 3 V ± 10%	80		200	
Pin capacitance	C _{IO}	fc = 1 MHz			10	pF
Schmitt width RESET, NMI, INTO	V _{TH}		0.4	1.0		V
Programmable	0	$V_{CC} = 5 V \pm 10\%$	10		80	
Pull-down resistor	R _{KL}	V _{CC} = 3 V ± 10%	30		150	
Programmable		$V_{CC} = 5 V \pm 10\%$	50		150	kΩ
Pull-up resistor	R _{KH}	$V_{CC} = 3 V \pm 10\%$	100		300	1
NORMAL	Icc	V _{CC} = 5 V ± 10%		21	28	
RUN	7	fc = 20 MHz		17	25	1.
IDLE2	7			12.5	17	mA
IDLE1				2.5	4	1
NORMAL	7	V _{CC} = 3 V ± 10%		7	10	
RUN		fc = 12.5 MHz		5.5	9]
IDLE2		(Typ.: V _{CC} = 3.0 V	')	4.5	6	mA
IDLE1				0.7	1	
SLOW		V _{CC} = 3 V ± 10%		20	35	
RUN		fs = 32.768 kHz		16	30	
IDLE2		(Typ.: V _{CC} = 3.0 V	')	11	25	μА
IDLE1				4	15	
		Ta≤50°C V _{CC}]	10	
STOP		Ta ≤ 70°C = 2.7 to		0.2	20	μΑ
		Ta ≤ 85°C 5.5 \	/		50	

Note 1: Typical values are for Ta = 25°C and V_{CC} = 5 V unless otherwise noted.

Note 2: $I_{\mbox{\scriptsize DAR}}$ is guaranteed for total of up to 8 ports.

4.3 AC Characteristics

(1) $V_{CC} = 5 V \pm 10\%$

No.	Parameter	Symbol	Var	iable	16 N	ИHz	20 N	ИНz	Unit
110.	rarameter	Cymbol	Min	Max	Min	Max	Min	Max	Orm
1	Osc. period (= X)	tosc	50	33333	62.5		50		ns
2	CLK pulse width	tCLK	2x - 40		85		60		ns
3	A0 to A23 valid → CLK hold	t _{AK}	0.5x - 20		11		5		ns
4	CLK valid→A0 to A23 hold	t _{KA}	1.5x - 70		24		5		ns
5	A0 to A15 valid → ALE fall	t _{AL}	0.5x - 15		16		10		ns
6	ALE fall \rightarrow A0 to A15 hold	t_{LA}	0.5x - 20		11		5		ns
7	ALE high pulse width	t _{LL}	x - 40		23		10		ns
8	ALE fall $\rightarrow \overline{RD} / \overline{WR}$ fall	tLC	0.5x - 25		6		0		ns
9	$\overline{RD} / \overline{WR} rise \to ALE rise$	t _{CL}	0.5x - 20		11		5		ns
10	A0 to A15 valid → RD / WR fall	t _{ACL}	x – 25		38		25		ns
11	A0 to A23 valid $\rightarrow \overline{RD} / \overline{WR}$ fall	t _{ACH}	1.5x - 50		44		25		ns
12	$\overline{\text{RD}} / \overline{\text{WR}} \text{ rise} \rightarrow \text{A0 to A23 hold}$	t _{CA}	0.5x - 25		6		0		ns
13	A0 to A15 valid → D0 to D15 input	t _{ADL}		3.0x - 55		133		95	ns
14	A0 to A23 valid → D0 to D15 input	tadh		3.5x - 65		154		110	ns
15	RD fall → D0 to D15 input	t _{RD}		2.0x - 60		65		40	ns
16	RD low pulse width	t _{RR}	2.0x - 40		85		60		ns
17	RD rise → D0 to D15 hold	t _{HR}	0		0		0		ns
18	RD rise → A0 to A15 output	t _{RAE}	x – 15		48		35		ns
19	WR low pulse width	t _{WW}	2.0x - 40		85		60		ns
20	D0 to D15 valid → WR rise	t _{DW}	2.0x - 55		70		45		ns
21	WR rise → D0 to D15 hold	t _{WD}	0.5x - 15		16		10		ns
22	A0 to A23 valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{(1+N) \text{WAIT}}{\text{mode}}$	t _{AWH}		3.5x - 90		129		85	ns
23	A0 to A15 valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{(1+N) \text{ WAIT}}{\text{mode}}$	t _{AWL}		3.0x - 80		108		70	ns
24	$\overline{RD} / \overline{WR} \text{ fall} \rightarrow \overline{WAIT} \text{ hold} \qquad \begin{pmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{pmatrix}$	tcw	2.0x + 0		125		100		ns
25	A0 to A23 valid → Port input	t _{APH}		2.5x - 120		36		5	ns
26	A0 to A23 valid → Port hold	t _{APH2}	2.5x + 50		206		175		ns
27	$\overline{WR} \; rise \to Port \; valid$	t _{CP}		200		200		200	ns
28	A0 to A23 valid $\rightarrow \overline{RAS}$ fall	tasrh	1.0x - 40		23		10		ns
29	A0 to A15 valid $\rightarrow \overline{RAS}$ fall	t _{ASRL}	0.5x - 15		16		10		ns
30	RAS fall → D0 to D15 input	t _{RAC}		2.5x - 70		86		55	ns
31	\overline{RAS} fall \rightarrow A0 to A15 hold	t _{RAH}	0.5x - 15		16		10		ns
32	RAS low pulse width	t _{RAS}	2.0x - 40		85		60		ns
33	RAS high pulse width	t _{RP}	2.0x - 40		85		60		ns
34	$\overline{\text{CAS}} \text{ fall} \rightarrow \overline{\text{RAS}} \text{ rise}$	tRSH	1.0x - 40		23		10		ns
35	\overline{RAS} rise $ o$ \overline{CAS} rise	t _{RSC}	0.5x - 25		6		0		ns
36	RAS fall → CAS fall	t _{RCD}	1.0x - 40		23		10		ns
37	CAS fall → D0 to D15 input	tCAC		1.5x - 65		29		10	ns
38	CAS low pulse width	t _{CAS}	1.5x - 30		64		40		ns

AC measuring conditions

- Output level: High 2.2 V/Low 0.8 V, CL = 50 pF
 (However CL = 100 pF for AD0 to AD15, A0 to A23, ALE, RD, WR, HWR, R/W, CLK, RAS, CAS0 to CAS2)
- Input level: High 2.4 V/Low 0.45 V (AD0 to AD15) High $0.8 \times V_{CC}/Low~0.2 \times V_{CC}$ (Except for AD0 to AD15)


(2) $V_{CC} = 3 V \pm 10\%$

No.	Parameter	Symbol	Vari	able	12.5	MHz	Unit
140.	1 diameter	Cymbol	Min	Max	Min	Max	Orint
1	Osc. period (= x)	tosc	80	33333	80		ns
2	CLK pulse width	tCLK	2x - 40		120		ns
3	A0 to A23 valid → CLK hold	t _{AK}	0.5x - 30		10		ns
4	CLK valid → A0 to A23 hold	t _{KA}	1.5x - 80		40		ns
5	A0 to A15 valid → ALE fall	t _{AL}	0.5x - 35		5		ns
6	ALE fall → A0 to A15 hold	t _{LA}	0.5x - 35		5		ns
7	ALE high pulse width	t _{LL}	x - 60		20		ns
8	ALE fall → RD / WR fall	t _{LC}	0.5x - 35		5		ns
9	$\overline{RD}/\overline{WR}rise \to ALErise$	t _{CL}	0.5x - 40		0		ns
10	A0 to A15 valid $\rightarrow \overline{RD} / \overline{WR}$ fall	t _{ACL}	x – 50		30		ns
11	A0 to A23 valid $\rightarrow \overline{RD} / \overline{WR}$ fall	t _{ACH}	1.5x - 50		70		ns
12	\overline{RD} / \overline{WR} rise \rightarrow A0 to A23 hold	t _{CA}	0.5x - 40		0		ns
13	A0 to A15 valid → D0 to D15 input	t _{ADL}		3.0x – 110		130	ns
14	A0 to A23 valid → D0 to D15 input	t _{ADH}		3.5x – 125		155	ns
15	\overline{RD} fall \rightarrow D0 to D15 input	t _{RD}		2.0x - 115		45	ns
16	RD low pulse width	t _{RR}	2.0x - 40		120		ns
17	\overline{RD} rise \rightarrow D0 to D15 hold	t _{HR}	0		0		ns
18	\overline{RD} rise \rightarrow A0 to A15 output	t _{RAE}	x – 25		55		ns
19	WR low pulse width	t _{WW}	2.0x - 40		120		ns
20	D0 to D15 valid → WR rise	t _{DW}	2.0x - 120		40		ns
21	$\overline{\text{WR}} \text{ rise} \rightarrow \text{D0 to D15 hold}$	t _{WD}	0.5x - 40		0		ns
22	A0 to A23 valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{(1+N) \text{WAIT}}{\text{mode}}$	t _{AWH}		3.5x - 130		150	ns
23	A0 to A15 valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{(1+N)\text{WAIT}}{\text{mode}}$	t _{AWL}		3.0x - 100		140	ns
24	$\overline{RD} / \overline{WR} \text{ fall} \rightarrow \overline{WAIT} \text{ hold} \qquad \begin{pmatrix} (1+N)WAIT \\ mode \end{pmatrix}$	t _{CW}	2.0x + 0		160		ns
25	A0 to A23 valid → Port input	t _{APH}		2.5x - 195		5	ns
26	A0 to A23 valid → Port hold	t _{APH2}	2.5x + 50		250		ns
27	WR rise → Port valid	t _{CP}		200		200	ns
28	A0 to A23 valid → RAS fall	tasrh	1.0x - 60		20		ns
29	A0 to A15 valid → RAS fall	tASRL	0.5x - 40		0		ns
30	RAS fall → D0 to D15 input	t _{RAC}		2.5x - 90		110	ns
31	RAS fall → A0 to A15 hold	t _{RAH}	0.5x - 25		15		ns
32	RAS low pulse width	t _{RAS}	2.0x - 40		120		ns
33	RAS high pulse width	t _{RP}	2.0x - 40		120		ns
34	CAS fall → RAS rise	t _{RSH}	1.0x - 55		25		ns
35	RAS rise → CAS rise	t _{RSC}	0.5x - 25		15		ns
36	RAS fall → CAS fall	t _{RCD}	1.0x - 40		40		ns
37	CAS fall → D0 to D15 input	t _{CAC}		1.5x – 120		0	ns
38	CAS low pulse width	t _{CAS}	1.5x - 40		80		ns


AC measuring conditions

• Output level: High $0.7 \times V_{CC}/Low \ 0.3 \times V_{CC}$, $CL = 50 \ pF$

• Input level: High $0.9 \times V_{CC}/Low \ 0.1 \times V_{CC}$



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as $\overline{\text{RD}}$ and $\overline{\text{CS}}$ are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.



Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as $\overline{\text{WR}}$ and $\overline{\text{CS}}$ are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

4.4 AD Conversion Characteristics ($V_{SS} = 0 \text{ V}$, $AV_{CC} = V_{CC}$, $AV_{SS} = V_{SS}$, $Ta = -40 \text{ to } 85^{\circ}\text{C}$)

Parameter	Symbol	Power Supply	Min	Тур.	Max	Unit
Analog reference voltage (+)	V	$V_{CC} = 5 \text{ V} \pm 10\%$	V _{CC} – 1.5	V _{CC}	V _{CC}	
Analog reference voltage (+)	V _{REFH}	$V_{CC} = 3 \text{ V} \pm 10\%$	V _{CC} - 0.2	V _{CC}	V _{CC}	
Analog reference voltage ()	V	$V_{CC} = 5 \text{ V} \pm 10\%$	V _{SS}	V _{SS}	V _{SS} + 0.2	V
Analog reference voltage (-)	V _{REFL}	$V_{CC} = 3 \text{ V} \pm 10\%$	V _{SS}	V _{SS}	V _{SS} + 0.2	
Analog input voltage range	V _{AIN}		V_{REFL}		V_{REFH}	
Analog current for analog reference voltage	1	$V_{CC} = 5 \text{ V} \pm 10\%$		0.5	1.5	
<pre><vrefon> = 1</vrefon></pre>	I_{REF} $(V_{REFL} = 0 V)$	$V_{CC} = 3 \text{ V} \pm 10\%$		0.3	0.9	mA
<vrefon> = 0</vrefon>	(VREFL = 0 V)	$V_{CC} = 2.7 \text{ to } 5.5 \text{V}$		0.02	5.0	μА
Error		$V_{CC} = 5 \text{ V} \pm 10\%$		±1.0	±3.0	LSB
Error	_	$V_{CC} = 3 V \pm 10\%$		±1.0	±3.0	LSB

Note 1: $1LSB = (VREFH - VREFL)/2^{10}[V]$

Note 2: Minimum operation frequency

The operation of this AD converter is guaranteed only when fc (High-frequency oscillator) is used. (It is not guaranteed when fs is used.) Additionally, it is guaranteed with $f_{FPH} \ge 4$ MHz.

Note 3: The value ICC includes the current with flows through AVCC pin.

Note 4: The operation of this AD converter is guaranteed at 5 V \pm 10%.

4.5 Serial Channel Timing

(1) SCLK input mode

Parameter	Symbol	Vari	32.768 MHz		12.5 MHz		20 MHz		
1 didifficiel	Symbol	Min	Max	Min	Max	Min	Max	Min	Max
SCLK cycle	t _{SCY}	16X		488 μs		1.28 μs		0.8 μs	
Output data \rightarrow Rising edge of SCLK	toss	$t_{SCY}/2 - 5X - 50$		91.5 μs		190 ns		100 ns	
SCLK rising edge → Output data hold	tons	5X – 100		152 μs		300 ns		150 ns	
SCLK rising edge → Input data hold	tHSR	0		0		0		0	
SCLK rising edge \rightarrow Effective data input	tSRD		$t_{SCY} - 5X - 100$		336 μs		780 ns		450 ns

(2) SCLK output mode

Parameter	Symbol	Vari	32.768 MHz		12.5 MHz		20 MHz		
raiailielei	Symbol	Min	Max	Min	Max	Min	Max	Min	Max
SCLK cycle (Programmable)	tscy	16X	8192X	488 μs	250 ms	1.28 μs	655.36 µs	0.8 μs	409.6 μs
Output data \rightarrow SCLK rising edge	toss	$t_{SCY}-2X-150\\$		427 μs		970 ns		550 ns	
SCLK rising edge → Output data hold	tons	2X - 80		60 μs		80 ns		20 ns	
SCLK rising edge \rightarrow Input data hold	tHSR	0		0		0		0	
SCLK rising edge → Effective data input	tSRD		t _{SCY} - 2X - 150		428 μs		970 ns		550 ns

(3) SCLK input mode (UART mode)

Parameter	Symbol	Variable		32.768 MHz		12.5 MHz		20 MHz	
	Cymbol	Min	Max	Min	Max	Min	Max	Min	Max
SCLK cycle	tscy	4X + 20		122 μs		340 ns		220 ns	
Low level SCLK pulse width	tSCYL	2X + 5		6 μs		165 ns		105 ns	
High level SCLK pulse width	tscyh	2X + 5		6 μs		165 ns		105 ns	

Note: fs is used as system clock ($f_{\mbox{SYS}}$) or fs is used as input clock to prescaler.

4.6 Timer/Counter Input Clock (TI0, TI4, TI5, TI6 and TI7)

Parameter	Symbol	Vari	12.5	MHz	20 N			
Farameter	Symbol	Min	Max	Min	Max	Min	Max	
Clock cycle	t _{VCK}	8X + 100		740		500		ns
Low level clock pulse width	tVCKL	4X + 40		360		240		ns
High level clock pulse width	tvckh	4X + 40		360		240		ns

4.7 Interrupt and Capture

(1) $\overline{\text{NMI}}$ and INT0 interrupts

Parameter	Symbol	Vari	able	12.5	MHz	20 N	Unit	
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Offic
NMI, INTO low level pulse width	t _{INTAL}	4X		320		200		ns
NMI, INTO high level pulse width	tINTAH	4X		320		200		ns

(2) INT4 to INT7


Parameter	Symbol	Vari	able	12.5	MHz	20 N	ЛНz	Unit
	Symbol	Min	Max	Min	Max	Min	Max	Offic
INT4 to INT7 low level pulse width	t _{INTBL}	4X + 100		420		300		ns
INT4 to INT7 high level pulse width	tINTBH	4X + 100		420		300		ns

4.8 SCOUT Pin AC Characteristics


Parameter	Symbol	Vari	able	12.5	MHz	20 MHz	
i alametei	Symbol	Min	Max	Min	Max	Min	Max
High-level pulse width	tsch						
$V_{CC} = 5V \pm 10\%$		0.5X – 10		30		15	
$V_{CC} = 3V \pm 10\%$		0.5X - 20		20		_	ı
Low-level pulse width	t _{SCL}						
$V_{CC} = 5V \pm 10\%$		0.5X – 10		30		15	
$V_{CC} = 3V \pm 10\%$		0.5X - 20		20		_	_

Measurement condition

• Output level: High 2.2 V/Low 0.8 V, CL = 10 pF




4.9 Timing Chart for I/O Interface Mode



Note: SCLK is reversed in SCLK input falling mode.

4.10 Timing Chart for Bus Request (BUSRQ)/Bus Acknowledge (BUSAK)



Parameter	Symbol	,	Variable	12.5	MHz	20 MHz		Unit
i arameter	Symbol	Min	Max	Min	Max	Min	Max	OTIL
BUSRQ setup time to CLK	t _{BRC}	120		120		120		ns
CLK→BUSAK falling edge	t _{CBAL}		1.5X + 120		240		195	ns
CLK→BUSAK rising edge	t _{CBAH}		0.5x + 40		80		65	ns
Output buffer is off to BUSAK	t _{ABA}	0	80	0	80	0	80	ns
BUSAK to output buffer is on.	t _{BAA}	0	80	0	80	0	80	ns

Note 1: The bus will be released after the \overline{WAIT} request is inactive, when the \overline{BUSRQ} is set to "0" during "wait" cycle.

Note 2: This line only shows the output buffer is off state.

It doesn't indicate the signal level is fixed.

Just after the bus is released, the signal level which is set before the bus is released is kept dynamically by the external capacitance. Therefore, to fix the signal level by an external resistor during bus releasing, designing is executed carefully because the level-fix will be delayed.

The internal programmable pull-up/pull-down resistor is switched active/non-active by an internal signal.

5. Table of Special Function Registers (SFRs)

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 128-byte addresses from 0000000H to 00007FH.

- (1) I/O port
- (2) I/O port control
- (3) Timer control
- (4) Watchdog timer control
- (5) Serial channel control
- (6) AD converter control
- (7) Interrupt control
- (8) Chip select/wait control
- (9) Clock control

Configuration of the table

Symbol	Name	Address	7	6		7[1	0	
					\Box	$\sqrt{}$				→ Bit symbol
						/)			→ Read/Write
										→ Initial value after reset
						//				→ Remarks

Note: "Prohibit RMW" in table means that you cannot use RMW instructions to these registers.

Example: In case of setting only the bit 0 of register POCR, you mustn't use "Set 0, (0002H)"

Table 5.1 I/O Register Address Map

Address	Name	Address	Name	Address	Name	Address	Name
000000H	P0	20H	TRUN	40H	TREG6L	60H	ADREG04L
1H	P1	21H		41H	TREG6H	61H	ADREG04H
2H	P0CR	22H	TREG0	42H	TREG7L	62H	ADREG15L
3H		23H	TREG1	43H	TREG7H	63H	ADREG15H
4H	P1CR	24H	TMOD	44H	CAP3L	64H	ADREG26L
5H	P1FC	25H	TFFCR	45H	CAP3H	65H	ADREG26H
6H	P2	26H	TREG2	46H	CAP4L	66H	ADREG37L
7H	P3	27H	TREG3	47H	CAP4H	67H	ADREG37H
8H	P2CR	28H	P0MOD	48H	T5MOD	68H	B0CS
9H	P2FC	29H	P1MOD	49H	T5FFCR	69H	B1CS
AH	P3CR	2AH	PFFCR	4AH		6AH	B2CS
ВН	P3FC	2BH	BRADD2	4BH	BRADD4	6BH	BRADD0
СН	P4	2CH	SC2BUF	4CH	SC4BUF	6CH	BRADD1
DH	P5	2DH	SC2CR	4DH	SC4CR	6DH	CKOCR
EH	P4CR	2EH	SC2MOD	4EH	SC4MOD	6EH	SYSCR0
FH		2FH	BR2CR	4FH	BR4CR	6FH	SYSCR1
10H	P4FC	30H	TREG4L	50H	SC0BUF	70H	INTE0AD
11H		31H	TREG4H	51H	SC0CR	71H	INTE45
12H	P6	32H	TREG5L	52H	SC0MOD	72H	INTE67
13H	P7	33H	TREG5H	53H	BR0CR	73H	INTET10
14H	P6CR	34H	CAP1L	54H	SC1BUF	74H	INTEPW10
15H	P7CR	35H	CAP1H	55H	SC1CR	75H	INTET54
16H	P6FC	36H	CAP2L	56H	SC1MOD	76H	INTET76
17H	P7FC	37H	CAP2H	57H	BR1CR	77H	INTES0
18H	P8	38H	T4MOD	58H	ODE	78H	INTES1
19H	P9	39H	T4FFCR	59H	INTES2	79H	
1AH	P8CR	ЗАН	T45CR	5AH	INTES3	7AH	
1BH	P9CR	3BH	BRADD3	5BH	INTES4	7BH	IIMC
1CH	P8FC	3CH	SC3BUF	5CH	WDMOD	7CH	DMA0V
1DH	P9FC	3DH	SC3CR	5DH	WDCR	7DH	DMA1V
1EH	PA	3EH	SC3MOD	5EH	ADMOD1	7EH	DMA2V
1FH	PACR	3FH	BR3CR	5FH	ADMOD2	7FH	DMA3V

Note: Do not access the addresses without allocated register names.

(1) I/O port

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P07	P06	P05	P04	P03	P02	P01	P00
P0	Port 0	00H				R/	W			
						Unde	efined			
						Input	mode			
			P17	P16	P15	P14	P13	P12	P11	P10
P1	Port 1	01H				R/	W			
			0	0	0	0	0	0	0	0
						Input	mode	•	1	
			P27	P26	P25	P24	P23	P22	P21	P20
P2	Port 2	06H		1		*R/W (Note 3)		1	1
			0	0	0	0	0	0	0	0
				T		Input		1	1	
			P37	P36	P35	P34	P33	P32	P31	P30 (Note 1)
P3	Port 3	07H		1			Note 3)	1	1	1
			1	1	1	1	1	1	1	1
					Input	mode				t mode
5.4	D	0011			$\overline{}$			P42	P41	P40
P4	Port 4	0CH			$\overline{}$				R/W (Note	1
					_			0	1	1
			D	DEO	Dee	D5.4	D50	DEO	Input mode	
P5	Port 5	0DH	P57	P56	P55	P54	P53	P52	P51	P50
Po	Port 5	UDH					2			
			DCZ	DCC	DOE	Input		DCO	DC4	DCO
P6	Port 6	12H	P67	P66	P65	P64 *P/M//	P63 Note 3)	P62	P61	P60
10	FOILO	1211	1	1	1	1	1	1	1	1
				!			mode	ı ı	ļ ļ	!
							P73	P72	P71	P70
P7	Port 7	13H			$\overline{}$		170		Note 3)	170
					$\overline{}$		1	1	1	1
			_						mode	
			P87	P86	P85	P84	P83	P82	P81	P80
P8	Port 8	18H					Note 3)			
			1	1	1	1	1	1	1	1
				1		Input	mode		I	
			P97	P96	P95	P94	P93	P92	P91	P90
P9	Port 9	19H	R/W	R/W				Note 3)		
	(Note 2)		1	1	1	1	1	1	1	1
			Output mode	Output mode		•	Input	mode	•	•
			PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PA	Port A	1EH				R/	W			
			1	1	1	1	1	1	1	1
			Input mode							•

Note 1: When P30 pin is defined as \overline{RD} signal output mode (P30F = 1), clearing the output latch register P30 to "0" outputs the \overline{RD} strobe from P30 pin for PSRAM, even when the internal address is accessed. If the output latch register P30 remains "1", the \overline{RD} strobe is output only when the external address is accessed.

Note 2: Port 96, 97 is also used as XT1, XT2. Therefore these pins are open drain output type.

Read/Write

R/W: Either read or write is possible

R: Only read is possible W: Only write is possible

Prohibit RMW: Prohibit read-modify-write. (Prohibit RES/SET/TSET/CHG/STCF

/ANDCF/ORCF/XORCF instruction.)

Note 3: *R/W: Read-modify-write is prohibited when controlling the pull-up/pull-down resistors.

(2) I/O port control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Port 0 control	02H (Prohibit RMW)	P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C
P0CR			W							
			0	0	0	0	0	0	0	0
			0: In 1: Out (When external access, set as AD7 to AD0 and cleared to "0".)							
			P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
P1CR	Port 1 control	04H	W							
		(Prohibit RMW)	0	0	0	0	0	0	0	0
			< <refer "p1fc"="" the="" to="">></refer>							
P1FC	Port 1 function	05H (Prohibit RMW)	P17F	P16F	P15F	P14F	P13F	P12F	P11F	P10F
			W							
			0	0	0	0	0	0	0	0
			P1FC/P1CR = 00: Input 01: Output 10: AD15 to AD8 11: A15 to A8							
P2CR	Port 2 control	08H (Prohibit RMW)	P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
			W							
			0	0	0	0	0	0	0	0
			< <refer "p2fc"="" the="" to="">></refer>							
P2FC	Port 2 function	09H (Prohibit RMW)	P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
			W							
			0	0	0	0	0	0	0	0
			P2FC/P2CR = 00: Input 01: Output 10: A7 to A0 11: A23 to A16							
P3CR	Port 3 control	0AH (Prohibit RMW)	P37C	P36C	P35C	P34C	P33C	P32C		
				1	١	V	1	1		
			0	0	0	0	0	0		
				1	0: Input	1: Output		1		
P3FC	Port 3 function	0BH (Prohibit RMW)	P37F	P36F	P35F	P34F		P32F	P31F	P30F
			W							1
			0	0	0	0		0	0	0
			0: Port	0: Port	0: Port	0: Port		0: Port	0: Port	0: Port
			1: RAS	1: R/ W	1: BUSAK	1: BUSRQ		1: HWR	1: WR	1: RD
P4CR	Port 4 control	0EH (Prohibit RMW)						P42C	P41C	P40C
									W	
								0	0	0
								0: Input 1: Output		
P4FC	Port 4 function	10H (Prohibit RMW)						P42F	P41F	P40F
									W	1
								0	0	0
								0: Port 1: CS / CAS		

(2) I/O port control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C
P6CR	Port 6	14H				V	V			
	control	(Prohibit	0	0	0	0	0	0	0	0
		RMW)				0: Input	1: Output			
							P73C	P72C	P71C	P70C
P7CR	Port 7	15H						V	V	
	control	(Prohibit					0	0	0	0
		RMW)						0: Input	1: Output	
				P66F	P65F		P63F	P62F		P60F
P6FC	Port 6	16H		W	W		W	W		W
	function	(Prohibit		0	0		0	0		0
		RMW)		0: Port	0: Port		0: Port	0: Port		0: Port
				1: TXD4	1: SCLK3		1: TXD3	1: SCLK2		1: TXD2
							P73F	P72F	P71F	
P7FC	Port 7	17H						W		
	function	(Prohibit					0	0	0	
		RMW)					0: Port	0: Port	0: Port	
							1: TO3	1: TO2	1: TO1	
			P87C	P86C	P85C	P84C	P83C	P82C	P81C	P80C
P8CR	Port 8	1AH		1	1	V	N	ı		ı
	control	(Prohibit	0	0	0	0	0	0	0	0
		RMW)		ı	ı ı		1: Output	ı		I
			P97C	P96C	P95C	P94C	P93C	P92C	P91C	P90C
P9CR	Port 9	1BH	W	W				V		ı
	control	(Prohibit	1	1	0	0	0	0	0	0
		RMW)		T	_	0: Input	1: Output	T		
			$\overline{}$	P86F		$\overline{}$	P83F	P82F		
P8FC	Port 8	1CH	$\overline{}$	W		$\overline{}$	W	W		
	function	(Prohibit		0			0	0		
		RMW)		0: Port			0: Port	0: Port		
				1: TO6			1: TO5	1: TO4		
Da==		45	$\overline{}$		P95F	$\overline{}$	P93F	P92F		P90F
P9FC	Port 9	1DH	$\overline{}$		W	$\overline{}$	W	W		W
	function	(Prohibit			0		0	0		0
		RMW)			0: Port		0: Port	0: Port		0: Port
			D.1-0	5400	1: SCLK1	D. 10	1: TXD1	1: SCLK0	5446	1: TXD0
DAGE	D 4 A	45	PA7C	PA6C	PA5C	PA4C	PA3C	PA2C	PA1C	PA0C
PACR	Port A	1FH					N 		_	
	control	(Prohibit	0	0	0	0	0	0	0	0
		RMW)				0: Input	1: Output			

(3) Timer control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			PRRUN		T5RUN	T4RUN	P1RUN	P0RUN	T1RUN	T0RUN
			R/W				R/	W		
TRUN	Timer	20H	0		0	0	0	0	0	0
TIXON	control	2011			Prescal	er and timer	run/stop co	ntrol		
						0: Stop and	l clear			
						1: Run (Co	unt up)			
	8-bit	22H					_			
TREG0	timer	(Prohibit				V	V			
	register 0	RMW)				Unde	efined			
	8-bit	23H								
TREG1	timer	(Prohibit				V	V			
	register 1	RMW)		ı		Unde	fined	ı		1
			T10M1	T10M0	PWMM1	PWMM0	T1CLK1	T1CLK0	T0CLK1	T0CLK0
	8-bit			1		V	V	Г		1
	timer	24H	0	0	0	0	0	0	0	0
TMOD	source	(Prohibit	00: 8-bit t	imer	00: –		00: TO0TF	RG	00: TI0 In	put
	CLK &	RMW)	01: 16-bit		01: 2 ⁶ – 1	PWM	01: φT1		01: φT1	
	mode		10: 8-bit F		10: 2 ⁷ – 1		10: φT16		10:	
			11: 8-bit F	PWM —	11: 28 – 1		11: φT256		11: φT16	1
						DBEN	TFF1C1	TFF1C0	TFF1IE	TFF1IS
	8-bit					R/W		V I		/W I
TEEOD	timer	0511				0	1	1	0	0
TFFCR	flip-flop	25H				1: Double buffer	00: Invert		1: TFF1 invert	0: Inverted by timer
	control					enable	01: Set TF		enable	0
							10: Clear			
	PWM						11: Don't (care		
TREG2	timer	26H			/D\/\/ /	Can read do	- ubla buffar	volues)		
INEGZ	register 2	2011			(14)/77 (values.)		
						Unde	efined			
TREG3	PWM timer	27H			(D)////	Can read do	uble buffer	values)		
INEGS	register 3	2/17			(17)/77 (values.)		
	register 5		FF2RD	DB2EN	PWM0INT	PWM0M	fined T2CLK1	T2CLK0	PWM0S1	PWM0S0
			R	DOZEN	I - A A IAIOII A I	I- AAIAIOIAI	W	IZULNU	I CONTOUNT	I A A MINIOSO
		28H	- 17	0	0	0	0	0	0	0
P0MOD	PWM0	(Prohibit	TFF2	1: Double	0:Overflow	0: PWM	00: φP1		00: 2 ⁶ – 1	
1 0.7100	mode	RMW)	output	buffer	interrupt	mode	00. φΕ1 01: φP4		00. 2 - 1 01: 2 ⁷ - 1	
			value	enable	1:Compare/	1: Timer	10: φP16		10: 2 ⁸ – 1	
					match interrupt	mode	11: Don't	care	11: Don't	
	1		FF3RD	DB3EN	PWM1INT	PWM1M	T3CLK1	T3CLK0	PWM1S1	PWM1S0
			R	DESCIN	. *************************************	. **!*!!!	W	I TOOLING	1. **********	1. **********
		29H	-	0	0	0	0	0	0	0
P1MOD	PWM1	(Prohibit	TFF3	1: Double	0: Overflow	0: PWM	00: _φ P1	U	00: 2 ⁶ – 1	
1 111100	mode	RMW)	output	buffer	interrupt	mode	00. φΡ1 01: φP4		00: 2 - 1 01: 2 ⁷ - 1	
		" " " " " " " " " " " " " " " " " " "	value	enable	1: Compare/		10: φP16		10: 28 – 1	
					match	mode	11: Don't	care	11: Don't	
	I]			interrupt		50.11		50.11	

(3) Timer control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			FF3C1	FF3C0	FF3TRG1	FF3TRG0	FF2C1	FF2C0	FF2TRG1	FF2TRG0
			V	V	R/	W	١	٧		W
			1	1	0	0	1	1	0	0
PFFCR	PWM flip-flop control	2AH	00: Don't c	F3 FFF3	11: Clear i	if matched	00: Don't of 01: Set TF 10: Clear 11: Don't of 01: Don't	F2 TFF2	11: Clear i	f matched natched; overflow
	16-bit timer	30H				-	_			
TREG4L	register 4	(Prohibit				V	٧			
	low	RMW)				Unde	efined			
	16-bit timer	31H				-	_			
TREG4H	register 4	(Prohibit				V	٧			
	high	RMW)				Unde	efined			
	16-bit timer	32H				-	-			
TREG5L	register 5	(Prohibit				V	٧			
	low	RMW)				Unde	efined			
	16-bit timer	33H				-	_			
TREG5H	register 5	(Prohibit				V	٧			
	high	RMW)				Unde	efined			
	Capture					-	_			
CAP1L	register 1	34H				- F	₹			
	low					Unde	efined			
	Capture					-	_			
CAP1H	register 1	35H				F	₹			
	high					Unde	efined			
	Capture					-	_			
CAP2L	register 2	36H				- F	₹			
	low					Unde	efined			
	Capture					-				
CAP2H	register 2	37H				<u> </u>	₹			
	high				1	Unde	fined		1	,
			CAP2T5	EQ5T5	CAP1IN	CAP12M1	CAP12M0	CLE	T4CLK1	T4CLK0
	16-bit		R/	W	W		T	R/W	1	1
	timer 4		0	0	1	0	0	0	0	0
T4MOD	source	38H	TFF5 INV	TRG	0:Software	Capture t	iming	1:UC4	Source clo	ck
	CLK &	00.1	0: TRG dis	sable	capture 1: Don't	00: Disab		clear enable	00: TI4 01: φT1	
	mode		1: TRG en	able	care	01: TI4	↑ TI5 ↑	0.100.0	10: φT4	
						10: TI4	↑ TI4 ↓		11: _φ T16	
							↑ TFF1 ↓			
			TFF5C1	TFF5C0	CAP2T4	CAP1T4	EQ5T4	EQ4T4	TFF4C1	TFF4C0
	16-bit		V		-		W I	I	V	
T4FFCR	timer 4	39H	1	1	0	0	0	0	1	1
	flip-flop	3311	00: Invert 01: Set TF				ert trigger		00: Invert 01: Set TF	
	control		10: Clear			0: Trigge			10: Clear	
			11: Don't c			1: Trigge	r enable		11: Don't o	

(3) Timer control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			QCU						DB6EN	DB4EN
			R/W						R/	W
T45CR	T4, T5	ЗАН	0						0	0
143010	control	JAH	Warm-up						1: Do	uble
			timer						but	ffer
			control						ena	able
	16-bit timer	40H					-			
TREG6L	register 6	(Prohibit				V	V			
	low	RMW)				Unde	fined			
	16-bit timer	41H				-				
TREG6H	register 6	(Prohibit				V				
	high	RMW)				Unde	fined			
	16-bit timer	42H					-			
TREG7L	register 7	(Prohibit				V				
	low	RMW)				Unde	fined			
	16-bit timer	43H					_			
TREG7H	register 7	(Prohibit				V				
	high	RMW)				Unde	fined			
0.4.001	Capture	4411								
CAP3L	register 3	44H				F				
	low					Unde	fined			
CAP3H	Capture	4EU								
CAPSH	register 3 high	45H				F				
	-					Unde	eiinea			
CAP4L	Capture register 4	46H					- -			
CAF4L	low	4011					fined			
	Capture					Onde	-			
CAP4H	register 4	47H				F	?			
O/11 -111	high	4711					fined			
	····g··				CAP3IN	CAP34M1	CAP34M0	CLE	T5CLK1	T5CLK0
					W	O/ 11 O 11V1 1	07 ti 0 tivio	R/W	TOOLICE	TOOLING
	16-bit		$\bigg \bigg $		1	0	0	0	0	0
	timer 5	4011			0:Software	Capture ti		1: UC5	Source clo	
T5MOD	source	48H			capture	00: Disab	-	clear	00: TI6	
	CLK & mode				1: Don't	01: TI6	↑ TI7 ↑	enable	01: φT1	
	mode				care	10: TI6	↑ TI6 ↓		10: φT4 11: φT16	
						11: TFF1	↑ TFF1 ↓		φ.ισ	
					CAP4T6	CAP3T6	EQ7T6	EQ6T6	TFF6C1	TFF6C0
	16-bit					R/			V	٧
T5FFCR	timer 5	49H			0	0	0	0	1	1
ISFFCR	flip-flop	49⊓					ert trigger		00: Invert	
	control					0: Trigge			01: Set TF 10: Clear	
						1: Trigge	r enable		11: Don't o	are

(4) Watchdog timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE
						R/	W			
			1	0	0	0	0	0	0	0
WDMOD	Watchdog timer mode	5CH	1: WDT enable	00: 2 ¹⁵ /f _{SY} 01: 2 ¹⁷ /f _{SY} 10: 2 ¹⁹ /f _{SY} 11: 2 ²¹ /f _{SY}	'S 'S	Warm-up time 0: 2 ¹⁴ / inputted frequency 1: 2 ¹⁶ / inputted frequency	Standby m 00: RUN n 01: STOP 10: IDLE1 11: IDLE2	node mode mode	1: Connect internally WDT out to reset pin	1: Drive the pin in stop mode
WDCR	Watchdog timer	5DH					- V			
BOIK	control register	3511		B1H	: WDT disal	ole code	- 4EH:	WDT clear	code	

(5) Serial channel (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC0BUF	channel 0	50H	TB7	TB6	TB5	TB4	TB3	TB2	RB1	TB0
	buffer				R (R		/ (Transmis	sion)		
			DDO	E)/EN	DE		fined	FEDD	00110	100
			RB8 R	EVEN	PE W	OERR P. (Close	PERR	FERR	SCLKS R/	IOC
	Serial		Undefined	0	0	0 R (Clea	red to 0 by i	eading) 0	0	0
SC0CR	channel 0	51H		Parity	1: Parity	0	1: Error	U	0: SCLK0	1: Input
	control		data bit8	0: Odd	enable	Overrun	Parity	Framing	0. GOLIKO	SCLK0
				1: Even		0.10.1.0.1			1: SCLK0	pin
									→	
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
				ı	ı	R/	W	ı	1	
	Serial		Undefined	0	0	0	0	0	0	0
SC0MOD	channel 0	52H	Transmission		1: Receive	1: Wake	00: I/O int		00: TO0 tr 01: Baud i	-
	mode		data bit8	enable	enable	up enable	01: UART		genera	
						onabio	10: UART		10: Interna	
				DDOADD	DD0014	DD00140	11: UART		11: SCLK	
			R/W	BR0ADD	BR0CK1	BR0CK0	BR0S3 R/W	BR0S2	BR0S1	BR0S0
			0	0	0	0	0	0	0	0
BR0CR	Baud rate	53H		1:+(16-K)	00: 0				divisor 0 to	
	control		l mar o .	/16	01: 0			otoquoo,	, a	
				divided	10: ()T8				
				enable	11: (T32			1	
							BR0K3	BR0K2	BR0K1	BR0K0
BRADD0	Baud rate	6BH					0	0	W 0	0
Brotobo	control	OBIT							divisor 1 to	
			222	222		55.4	222		hibited)	200
	Serial		RB7 TB7	RB6 TB6	RB5 TB5	RB4 TB4	RB3 TB3	RB2 TB2	RB1 RB1	RB0 TB0
SC1BUF	channel 1	54H					/ (Transmis			
	buffer				,	Unde	efined	,		
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R/	W	R (Clea	red to 0 by i	reading)	R/	W
	Serial		Undefined	0	0	0	0	0	0	0
SC1CR	channel 1	55H	Receiving		1: Parity		1: Error	Τ	0:SCLK1	1: Input
	control		data bit8	0: Odd	enable	Overrun	Parity	Framing	(^)	SCLK1 pin
				1: Even					1: SCLK1	Pili
			TB8	_	RXE	WU	SM1	SM0	SC1	SC0
			150	_	IVAE		W SIVIT	SIVIO	301	300
	Serial		Undefined	0	0	0	0	0	0	0
SC1MOD	channel 1	56H	Transmission	Fix at "0".	1: Receive	1: Wake	00: I/O int	erface	00: TO0 tr	rigger
	mode		data bit8		enable	up	01: UART		01: Baud	
						enable	10: UART 11: UART		genera 10: Interna	
								T	11: SCLK	
			_	BR1ADD	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
			R/W	R/W				W	1	
DD405	Baud rate	F-71 1	0	0	0	0	0	0	0	0
BR1CR	control	57H	Fix at "0".	1:+(16-K)	00: (S	et frequency	divisor 0 to	F
				/16 divided	01: d 10: d					
				enable	10: 0					
	I	İ	I	CHADIC	11. (7102				

(5) Serial channel (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
							BR1K3	BR1K2	BR1K1	BR1K0
								R	W	
BRADD1	Baud rate	6CH					0	0	0	0
	control						S		/ divisor 1 to hibited)	F
								(o pio	ODE1	ODE0
	Serial		/		/	/	/			W
	open-		/			/			0	0
ODE	drain	58H							1: P93	1: P90
	enable								open	open
									drain	drain
	Serial		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC2BUF	channel	2CH	TB7	TB6	TB5	TB4	TB3	TB2	RB1	TB0
302607	buffer	2011			R (R	eceiving) /W	/ (Transmiss	sion)		
	bullet					Unde	fined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R/	W	R (Clea	red to 0 by r	reading)	R	W
	Serial		Undefined	0	0	0	0	0	0	0
SC2CR	channel	2DH	Receiving	Parity	1: Parity		1: Error		0: SCLK2	1: Input
	control		data bit8	0: Odd	enable	Overrun	Parity	Framing		SCLK2
				1: Even					1: <u>SC</u> LK2	pin
									<u> </u>	
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
				T		R/	W	T	1	Ι
	Serial		Undefined	0	0	0	0	0	0	0
SC2MOD	channel	2EH	Transmission		1: Receive		00: I/O into 01: UART		00: TO0 ti 01: Baud	
	mode		data bit8	enable	enable	up enable	10: UART		genera	
						enable	11: UART		10: Interna	
									11: SCLK	input
			_	BR2ADD	BR2CK1	BR2CK0	BR2S3	BR2S2	BR2S1	BR2S0
			R/W	R/W			R/		1	I
	Baud rate		0	0	0	0	0	0	0	0
BR2CR	control	2FH	Fix at "0".	1:+(16-K)		φΤ0	S	et frequency	divisor 0 to	F
				/16		φT2				
				divided		φT8				
				enable		φT32	BR2K3	BR2K2	DDOKA	DDOKO
							DRZNO		BR2K1 W	BR2K0
BRADD2	Baud rate	2BH					0	0	0	0
DIVADDZ	control	2011							divisor 1 to	
							31		hibited)	r
			RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
	Serial		TB7	TB6	TB5	TB4	TB3	TB2	RB1	TB0
SC3BUF	channel	3CH				eceiving) //			1.01	50
	buffer				17 (17	Unde		/		
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R		W		red to 0 by r			W
	Serial		Undefined	0	0	0	0	0	0	0
SC3CR	channel 1	3DH	Receiving	Parity	1: Parity		1: Error		0: SCLK3	1: Input
	control	3311	data bit8	0: Odd	enable		21101	1		SCLK3
			22	1: Even		Overrun	Parity	Framing	1: SCLK3	pin
	1									
	L	l		I				l	l	l

(5) Serial channel (3/3)


Symbol	Name	Address	7	6	5	4	3	2	1	0	
			TB8	1	RXE	WU	SM1	SM0	SC1	SC0	
						R/	W				
			Undefined	0	0	0	0	0	0	0	
0001100	Serial channel	0511	Transmission	1: CTS3	1: Receive	1: Wake	00: I/O int	erface	00:TO0 tri	gger	
SC3MOD	mode	3EH	data bit8	enable	enable	up	01: UART	7 bits	SM0 SC1 SC 0 0 0 ace 00: TO0 trigger 01: Baud rate pits 10: Internal clock 11: SCLK input 3R3S2 BR3S1 BR3 0 0 0 0 requency divisor 0 to F. 6 0 0 0 8R3K2 BR3K1 BR3 BR3 RR3 RR3		
						enable	10: UART	8 bits	genera	tor	
							11: UART	9 bits	10: Interna	l clock φ1	
									11:SCLK	input	
			-	BR3ADD	BR3CK1	BR3CK0	BR3S3	BR3S2	BR3S1	BR3S0	
			R/W	R/W			R	W			
			0	0	0	0	0	0	0	0	
BR3CR	Baud rate control	3FH	Fix at "0".	1:+(16-K)	00:	φT0	Se	et frequency	divisor 0 to	F.	
	CONTROL			/16	01:	_φ Τ2					
				divided	10:	φT8					
				enable	11:	φT32					
							BR3K3	BR3K2	BR3K0		
								R/			
BRADD3	Baud rate	3BH					0	0	0		
BRADDS	control	эрп					Set	"K" (N + (16	0 0 frequency divisor 0 to F. BR3K2 BR3K1 E R/W 0 0 0 (" (N + (16 - k)/16 divided 1 to F ("0" prohibited) RB2 RB1 TB2 RB1 TB2 RB1 on) FERR ading) 0 Framing SM0 SC1 0 0 ved 00: TO0 trigg		
								1 t	1 to F ("0" prohibited) RB2 RB1 RE TB2 RB1 TE		
								("0" pro	hibited)		
	Serial		RB7	RB6	RB5	RB4	RB3			RB0	
SC4BUF	channel	4CH	TB7	TB6	TB5	TB4	TB3			TB0	
004001	buffer	4011			R (R	Receiving) /V	•	sion)			
			550	E) /E) !			fined	====			
			RB8	EVEN	PE	OERR	PERR				
	Serial		R		W	·	red to 0 by i	T .			
SC4CR	channel	4DH	Undefined	0	0	0	0	0			
	control		Receiving	Parity	1: Parity		1: Error	ı			
			data bit	0: Odd	enable	Overrun	Parity	Framing			
			TB8	1: Even	RXE	WU	SM1	CMO	001	SC0	
			100		KAE	WO R/		SIVIU	301	300	
			l lo define d	0	0			_		0	
	Serial		Undefined	0 Fix at "0"	0	0	0 00: Dec			0	
SC4MOD	channel	4EH	Transmission	Fix at "0".	1: Receive enable	1: Wake up	00: Res				
	mode		data bit8		enable	enable		RT 7 bits			
						00010		RT 8 bits	Ŭ		
							I I: UAF	RT 9 bits			
			_	BR4ADD	BR4CK1	BR4CK0	BR4S3	BR4S2		BR4S0	
			R/W	R/W	21010101	21110110		W	DICTO!	DICTOO	
			0	0	0	0	0		0	0	
BR4CR	Baud rate	4FH		1: + (16 – K)	00: (0	ı o	1 0	U	
DIV+CIV	control	41.[]	FIX dL U.	/16 /16	00: q 01: q			Set freque	ncy divisor		
				divided	10: (0+	o F		
				enable		T32		U t	UΓ		
				GIADIE			BR4K3	BR4K2	BR4K1	BR4K0	
							2			2	
	Baud rate						0			0	
BRADD4	control	4BH									
							001	Set "K" (N + (16 – k)/16 divided) 1 to F			
						l	("0" prohibited)				

(6) AD converter control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			EOCF	ADBF	REPET	SCAN		ADS		
A DMOD4	AD	EELL	F	₹	R	W		R/W		
ADMOD1	mode register 1	5EH	0	0	0	0		0		
	register i		1: End	1: Busy	1: Repeat	1: Scan		1: Start		
			VREFON		SPEED1	SPEED0		ADCH2	ADCH1	ADCH0
	AD		R/W		R	W			R/W	
ADMOD2	mode	5FH	1		0	0		0	0	0
NDWODZ	register 2	0111	String Resistance Switch ON/OFF		SPI	EED			Analog inpu hannel sele	
*1)	AD .		ADR01	ADR00						
AD	result register	60H				F	₹			
REG04L	0/4 low		Unde	efined	1	1	1	1	1	1
	AD		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
AD	result register	61H				F	₹			
REG04H	0/4 high					Unde	fined			
*1)	AD		ADR11	ADR10						
AD	result	62H		•		F	₹			
REG15L	register 1/5 low		Unde	efined	1	1	1	1	1	1
	AD		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
AD	result register	63H				F	₹			
REG15H	1/5 high					Unde	fined			
*1)	AD		ADR21	ADR20						
AD .,	result	64H				F	₹			
REG26L	register 2/6 low		Unde	efined	1	1	1	1	1	1
	AD		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
AD	result	65H			•	F	₹		•	
REG26H	register 2/6 high					Unde	fined			
*1)	AD		ADR31	ADR30						
AD	result	66H		2			₹			
REG37L	register 3/7 low	00.1	Unde	efined	1	1	1	1	1	1
	AD		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
AD	result	67H	7.07.00	7101100	ADIO	F ADIO		/ IDITO-F	7101100	, IDITOZ
REG37H	register 3/7 high	0/11					fined			
	J// High									

*1: Data to be stored in AD conversion result register low are the lower 2 bits of the conversion result.

The contents of the lower 6 bits of this register are always read as "1".



(7) Interrupt control (1/2)

0

Indicate no interrupt request.
Indicate interrupt request.

(7)		ot control (1	1	1	1	1
Symbo	Name	Address	7	6	5	4	3	2	1	0
	Interrupt		IADC	IADM2	IADM1	IADM0	I0C	I0M2	IOM1	IOMO
INTE	Interrupt enable	70H	R/W		W		R/W		W	
0AD	0 & AD	(Prohibit	0	0	0	0	0	0	0	0
	- 5.10	RMW)		INT		1			TO	1
	Interrupt		I5C	I5M2	I5M1	15M0	I4C	I4M2	I4M1	I4M0
INTE45		71H	R/W	ļ.,,	W	1	R/W		W	1
	4/5	(Prohibit RMW)	0	0	0	0	0	0	0	0
		KIVIVV)	1=0	INT		1 1-110	100		T4	10140
	Interrupt	72H	I7C R/W	17M2	I7M1 W	I7M0	I6C R/W	I6M2	I6M1 W	16M0
INTE67	enable	(Prohibit	0	0	0	0	0	0	0	0
	6/7	RMW)	- 0	INT		U	U	_	T6	U
		,	IT1C	IT1M2	IT1M1	IT1M0	IT0C	IT0M2	IT0M1	IT0M0
	Interrupt	73H	R/W	1111112	W	11 1100	R/W	TTOWE	W	1101010
INTET10		(Prohibit	0	0	0	0	0	0	0	0
	timer 1/0	RMW)		INTT1 (T				INTTO (Timer 0)	
			IPW1C	IPW1M2	IPW1M1	IPW1M0	IPW0C	IPW0M2	IPW0M1	IPW0M0
INTEPW	/ Interrupt enable	74H	R/W		W		R/W		W	
10	PWM 1/0	(Prohibit	0	0	0	0	0	0	0	0
	. ***** 1/0	RMW)		INTT3 (Time	r 3/PWM1)				er 2/PWM0)	
	Interrupt		IT5C	IT5M2	IT5M1	IT5M0	IT4C	IT4M2	IT4M1	IT4M0
INTET54	enable	75H	R/W		W	Т	R/W		W	T
	i registe	r (Prohibit RMW)	0	0	0	0	0	0	0	0
	5/4	KIVIVV)	IT70	INTTR5 (177140	ITOO		(TREG4)	ITOM 40
	Interrupt	76H	IT7C	IT7M2	IT7M1	IT7M0	IT6C	IT6M2	IT6M1	IT6M0
INTET76	enable T registe		R/W 0	0	0 0	0	R/W 0	0	W 0	1
	7/6	RMW)	- 0	INTTR7 (U	U	INTTR6		
		,	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
	Interrupt	77H	R/W	TTXOWE	W	TTXONO	R/W	II CAOIVIZ	W	ITOXONIO
INTES0		(Prohibit	0	0	0	0	0	0	0	0
	serial 0	RMW)		INTT					RX0	
			ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	Interrupt	78H	R/W		W	•	R/W		W	•
INTEST	enable serial 1	(Prohibit	0	0	0	0	0	0	0	0
	36Hall I	RMW)		INTT					RX1	
	Interrupt		ITX2C	ITX2M2	ITX2M1	ITX2M0	IRX2C	IRX2M2	IRX2M1	IRX2M0
INTES2		59H	R/W	ļ.,,	W	1	R/W		W	1
	serial 2	(Prohibit RMW)	0	0	0	0	0	0	0	0
	+	INIVIVV)	ITVOO	INTT		ITV0840	IDVCC		RX2	IDVOMA
	Interrupt	5AH	ITX3C	ITX3M2	ITX3M1	ITX3M0	IRX3C	IRX3M2	IRX3M1	IRX3M0
INTES3	enable	(Prohibit	R/W 0	0	0	0	R/W 0	0	W 0	0
	serial 3	RMW)		INTT					RX3	U
	+		ITX4C	ITX4M2	ITX4M1	ITX4M0	IRX4C	IRX4M2	IRX4M1	IRX4M0
INITES:	Interrupt	5BH	R/W		W		R/W		W	
INTES4	enable serial 4	(Prohibit	0	0	0	0	0	0	0	0
	Sendi 4	RMW)		INTT	X4			INT	RX4	
										
→[lxxM2	lxxM1	lxxM0	F	unction	(Write)				
	0	0	0	Prohibit inter						
	0	0	1	Set interrupt						
	0	1	0	Set interrupt						
	0	1	1	Set interrupt						
	1	0	0	Set interrupt Set interrupt						
	1	1	1	Set interrupt Set interrupt						
	1	1	1	Prohibit inter						
	1		-11- /5		1		(\A/ ': \			
ightarrow $lacksquare$	IxxC	Fur	ction (Re		1	Function	,			
	Λ			not	I Cloor in	terrunt requi	at flag	1		

Clear interrupt request flag.

---- Don't care ----

(7) Interrupt control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
					DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMAON	DMA 0	7CH					V	V		
DMA0V	request vector	(Prohibit RMW)			0	0	0	0	0	0
	Vector	TXIVIVV)					Micro DMA0) start vector	Ī	
		-5			DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	DMA 1	7DH					٧	V		
DIVIATV	request vector	(Prohibit RMW)			0	0	0	0	0	0
	VCCIOI	Tavivv)					Micro DMA1	start vector		
	D 144 0				DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA 2	7EH					V	V		
DIVIAZV	request vector	(Prohibit RMW)			0	0	0	0	0	0
	VCCIOI	Tavivv)					Micro DMA2	start vector		
	DMA 0	7511			DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	DMA 3 request	7FH (Prohibit					V	V		
DIVIASV	vector	RMW)			0	0	0	0	0	0
	700101	144177					Micro DMA3	start vector	,	
								IOIE	IOLE	NMIREE
								W	W	W
	Interrupt	7011						0	0	0
IIMC	input mode control	7BH (Prohibit RMW)						1: INT0 input enable	0: INT0 edge mode 1: INT0 level mode	1: Operate even at NMI rise edge

(8) Chip select/wait controller

Symbol	Name	Address	7	6	5	4	3	2	1	0
			B0E		B0CAS	B0BUS	B0W1	B0W0	B0C1	B0C0
	Block 0		W		W	W	W	W	W	W
	CS/WAIT	68H	0		0	0	0	0	0	0
BOCS	control register	(Prohibit RMW)	1: B0CS master		0: CS0 1: CAS0	0: 16-bit bus	00: 2 waits 01: 1 wait	5	00: 7F00F 01: 40000	I to 7FFFH 0H to
	rogiotoi		bit		1. 0/100	1: 8-bit bus	10: (1 + N)		10: 80000 11: C0000	
			B1E		B1CAS	B1BUS	B1W1	B1W0	B1C1	B1C0
	D		W		W	W	W	W	W	W
	Block 1 CS/WAIT	69H	0		0	0	0	0	0	0
B1CS	control	(Prohibit	1: B1CS		0: CS1	0: 16-bit	00: 2 waits	3	00: 1080H	l to 7FFFH
	register	RMW)	master		1: CAS1	bus	01: 1 wait		01: 40000	0H to
	rogistor		bit		I. CASI	1: 8-bit	10: (1 + N) waits	10: 80000	0H to
						bus	11: 0 waits	3	11: C0000	00H to
			B2E		B2CAS	B2BUS	B2W1	B2W0	B2C1	B2C0
	Block 2		W		W	W	W	W	W	W
	CS/WAIT	6AH	1		0	0	0	0	0	0
B2CS	control	(Prohibit	1: B2CS		0: CS2	0: 16-bit	00: 2 waits	3	00: 28000	H to
	register	RMW)	master		1: CAS2	bus	01: 1 wait		01: 40000	0H to
	Togiotoi		bit		1. CA32	1: 8-bit	10: (1 + N) waits	10: 80000	0H to
						bus	11: 0 waits	3	11: C0000	00H to

Note: After reset, only "Block 2" is set to enable.

(9) Clock control

Symbol	Name	Address	7	6	5	4	3	2	1	0	
CKOCR	Clock output control register	006DH					SCOSEL	SCOEN	ALEEN	CLKEN	
								R/W			
							0	0	0	0	
							SCOUT	SCOUT	ALE pin	CLK pin	
							select	output	control	control	
							0: f _{FPH}	control	0:High-z	0:High-z	
							1: f _{SYS}	0: I/O port	output	output	
								1: SCOUT	1: ALE	1: CLK	
								output	output	output	
SYSCR0	System clock control register 0	006EH	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0	
				R/W							
			1	0	1	0	0	0	0	0	
			High-	Low-	High-	Low-	Select clock	Warm-up	Select prescal	er clock	
			frequency	frequency	frequency	frequency	after released	timer	00: f _{FPH}		
			oscillator (fc)	oscillator (fs)	oscillator (fc)	oscillator (fs)	STOP mode	(Write)	01: fs		
			0: Stop	0: Stop	after released	after released		0: Don't	10: fc/16		
			1: Oscillation	1: Oscillation	STOP mode	STOP mode	1: fs	care	11: (Reserved)		
					0: Stop	0: Stop		1: Start timer			
					1: Oscillation	1: Oscillation		(Read)			
								, ,			
								0: End warm up			
								1: Not end			
								warm up			
SYSCR1	System clock control register 1	006FH					SYSCK	GEAR2	GEAR1	GEAR0	
								R/W			
							0	1	0	0	
							Select	Select gear value of high frequency (fc)			
							system clock	000: fc			
							0: fc	001: fc/2			
							1: fs	010: fc/4			
							(Note 1)	011: fc/8			
								100: fc/16			
								101: Reserved)			
								110: (Reserved)			
				1				111: (Reser	ved)		

Note 1: The high-frequency oscillator will be enabled regardless the value of SYSCR0<XEN> when SYSCR1<SYSCK> is set to "0".

On the other hand, the low frequency oscillator will be enabled regardless the value of SYSCR0<XTEN> when SYSCR1<SYSCK> is set to "1".

Note 2: CKOCR
bit7:4> is read to "1".

6. Port Section Equivalent Circuit Diagram


· Reading the circuit diagram

Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.


The dedicated signal is described below.

STOP: This signal becomes active "1" when the halt mode setting register is set to the STOP mode and the CPU executes the halt instruction. When the drive enable bit WDMOD<DRVE> is set to "1", however, stop remains at "0".


- The input protection resistance ranges from several tens of ohms to several hundreds of ohms.
- P0 (AD0 to AD7), P1 (AD8 to AD15, A8 to A15), P2 (A16 to A23, A0 to A7)




■ P30 (RD), P31 (WR)




■ P32 to P37, P40 to P41, P61 to P62, P64 to P65, P67, P7, P80 to P86, P91 to P92, P94 to P95, PA6 to PA7




■ PA0 to PA5




■ P42 (CS2 and CAS2)




■ P5 (AN0 to AN7)



■ P87 (INT0)




■ P90 (TXD0), P93 (TXD1), P60 (TXD2), P63 (TXD3), P66 (TXD4)




Note: P60, P63 and P66 have no open-drain function.

■ P96 (XT1) and P97 (XT2)




■ NMI



■ WDTOUT



■ CLK




■ EA




■ AM8/ AM16




■ ALE




■ RESET



■ X1, X2



■ VREFH, VREFL



7. Points of Note and Restrictions

- (1) Special expression
 - 1. Explanation of a built-in I/O register: Register symbol<Bit symbol> Example: TRUN<T0RUN> ... Bit T0RUN of register TRUN
 - 2. Read, modify and write instruction

An instruction which CPU reads data from memory and writes the data to the same memory location by one instruction.

Example 1: SET 3, (TRUN) ... Set bit 3 of TRUN

Example 2: INC 1, (100H) ... Increment the data of 100H

The representative read-modify-write instructions in the TLCS-900

```
Exchange instruction
   \mathbf{E}\mathbf{X}
           (mem), R
Arithmetic operation
   ADD
           (mem), R/#
                             ADC
                                     (mem), R/#
   SUB
           (mem), R/#
                             SBC
                                     (mem), R/#
   INC
           #3, (mem)
                             DEC
                                     #3, (mem)
Logic operation
   AND
           (mem), R/#
                             OR
                                     (mem), R/#
   XOR
           (mem), R/#
Bit manipulation
   STCF
           #3/A. (mem)
                             RES
                                     #3. (mem)
   SET
           #3. (mem)
                             CHG
                                     #3. (mem)
   TSET
           #3. (mem)
Rotate, Shift
   RLC
           (mem)
                             RRC
                                     (mem)
   RL
                             RR
                                     (mem)
           (mem)
   SLA
           (mem)
                             SRA
                                     (mem)
   SLL
           (mem)
                             SRL
                                     (mem)
   RLD
           (mem)
                             RRD
                                     (mem)
```

3. fc, ffph, fsys, 1 state

The clock frequency input from X1, X2 pins is called fc, and the clock selected by SYSCR1<SYSCK> is called fFPH, and fFPH divided by 2 clock frequency is called fSYS. One cycle of fSYS is called 1 state.

(2) Care points

1. \overline{EA} , AM8/ $\overline{AM16}$ pin

Fix these pins to VCC or GND unless changing voltage.

2. TEST1, TEST2 pin

Connect the TEST1 pin with the TEST2 pin.

3. Reserved area in memory space

The 256 bytes of memory area between FFFF00H to FFFFFFH can not be used because they are reserved.

4. Standby mode (IDLE1)

When the IDLE1 mode (Operates only oscillator) is used, set TRUN<PRRUN> to "0" to stop prescaler before "HALT" instruction is executed.

5. Warm-up counter

The warm-up counter operates when the STOP mode is released even if the system uses an external oscillator. As a result, it takes the warm-up time from inputting the releasing request to outputting the system clock.

6. Micro DMA (DRAM refresh mode)

When the bus is released (\overline{BUSAK} = "0"). DRAM refresh cannot be performed because of the micro DMA cannot access the bus.

7. Programmable pull-up/pull-down resistance

The programmable pull-up/pull-down resistors can be selected ON/OFF by the program when the ports are used as the input ports. In case where the ports are used as outputs, they can not be selected ON/OFF by program.

The data registers (e.g., P2, P3 ...) are used for selecting ON/OFF of pull-up/pull-down resistors. As a result, read-modify-write instructions are prohibited.

8. Bus releasing function

Refer to the note about the bus release in 3.5 "Functions of Ports" because the pin state, when the bus is released, is written.

9. Watchdog timer

The watchdog timer starts operation immediately after the reset is released. When the watchdog timer is not used, disable watchdog timer.

10. Watchdog timer

When the bus is released, both internal memory and internal I/O can not be accessed. But the internal I/O continues to operate. So, the watchdog timer continues to run. Therefore, be careful about the bus releasing time and set the detection timer of watchdog timer.

11. AD converter

The ladder resistor between VREFH and VREFL pins can be cut by program to reduce the power consumption. When the standby mode is used, disable in the program before the "HALT" instruction is executed. And set ADMOD2<SPEED1:0> = "00".

12. CPU (Micro DMA)

Only the "LDC cr, r", "LDC r, cr" instruction can be used to access the control registers like transfer source address register (DMASn) in the CPU.

13. POP SR instruction

Please execute POP SR instruction during DI condition.

14. Pin states in STOP mode

Open-drain output state. Input gate in operation. Set output to "L" or attach pull up on pin so that the input gate stays constant.

15. Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts = $(\overline{\text{NMI}}, \text{INT0})$ which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of fFPH) with IDLE1 or STOP mode (IDLE2/RUN are not applicable to this case). (In this case, an interrupt request is kept on hold internally)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

8. Package Dimensions

P-LQFP100-1414-0.50F

Unit: mm

