

## CMOS 16-Bit Microcontroller

## TMP93PW76F

## 1. Outline and Feature

The TMP93PW76F is a system evaluation LSI having a built in One-Time PROM (128 Kbytes) for TMP93CW76/CU76/CT76F.

A programming and verification for the internal PROM is achieved by using a general EPROM programmer with an adapter socket.

The function of this device is exactly same as the TMP93CW76/CU76/CT76F by programming to the internal PROM and the TMP93PW76F is used as the evaluation chip of TMP93CW76/CU76/CT76F.

| Product no. | ROM            | RAM        | Package             | Adapter Socket no. |
|-------------|----------------|------------|---------------------|--------------------|
| TMP93PW76F  | OTP 128 Kbytes | 2.5 Kbytes | P-QFP100-1420-0.65A | BM11146A           |

000707EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.  
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.



Purchase of TOSHIBA I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.




Figure 1.1 TMP93PW76F block diagram

## 2. Pin Assignment and Functions

The assignment of input and output pins for the TMP93PW76F, their names and functions are described below.

### 2.1 Pin Assignment

Figure 2.1.1 shows pin assignment of the TMP93PW76F.




Figure 2.1.1 Pin assignment (100-pin QFP)

## 2.2 Pin Names and Functions

The names of input/output pins and their functions are described below.

### (1) MCU mode

Table 2.2.1 Pin names and function (1/3)




| Pin name     | Number of pins | I/O    | Functions                                                                                                                                                     |
|--------------|----------------|--------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| P00 to P07   | 8              | I/O    | port0: I/O ports                                                                                                                                              |
| P10 to P17   | 8              | I/O    | port1: I/O ports                                                                                                                                              |
| P20 to P27   | 8              | I/O    | port2: I/O ports                                                                                                                                              |
| P40 to P47   | 8              | Input  | port4: Input ports                                                                                                                                            |
| AIN2 to AIN9 |                | Input  | Analog input: Input to AD converter                                                                                                                           |
| P50          | 1              | I/O    | Port50: I/O port (schmitt input)                                                                                                                              |
| INT4         |                | Input  | External Interrupt request input 4: Rising edge/Falling edge programmable  |
| TI3          |                | Input  | 16-bit timer3 (TC3) Input 3                                                                                                                                   |
| TI5          |                | Input  | 16-bit timer5 (TC5) input 5                                                                                                                                   |
| SI           |                | Input  | SIO received data                                                                                                                                             |
| P51          | 1              | I/O    | Port51: I/O port (schmitt input)                                                                                                                              |
| INT3         |                | Input  | External Interrupt request input 3: Rising edge/Falling edge programmable  |
| TI2          |                | Input  | 16-bit timer2 (TC2): Input 2                                                                                                                                  |
| TI4          |                | Input  | 16-bit timer4 (TC4): input 4                                                                                                                                  |
| SO           |                | Output | SIO sending data                                                                                                                                              |
| P52          | 1              | I/O    | Port52: I/O port (schmitt input)                                                                                                                              |
| INT2         |                | Input  | External Interrupt request input 2: Rising edge/Falling edge programmable  |
| TI1          |                | Input  | 16-bit timer1 (TC1) Input 1                                                                                                                                   |
| TI0          |                | Input  | 8-bit Timer0 (TC0) Input 0                                                                                                                                    |
| SCK          |                | I/O    | SIO clock line                                                                                                                                                |
| P53          | 1              | I/O    | Port53: I/O port (schmitt input)                                                                                                                              |
| INT1         |                | Input  | External Interrupt request pin1: Rising edge/Level programmable          |
| P54          | 1              | I/O    | Port54: I/O port (schmitt input)                                                                                                                              |
| INT0         |                | Input  | External Interrupt request pin0: Rising edge/Falling edge programmable   |
| P73          | 1              | I/O    | Port73: I/O port (schmitt input, Push-pull or open-drain output selectable)                                                                                   |
| SDA0         |                | I/O    | I <sup>2</sup> C bus SDA0 line                                                                                                                                |
| P74          | 1              | I/O    | Port74: I/O port (schmitt input, Push-pull or open-drain output selectable)                                                                                   |
| SCL0         |                | I/O    | I <sup>2</sup> C bus SCL0 line                                                                                                                                |
| P75          | 1              | I/O    | Port75: I/O port (schmitt input, Push-pull or open-drain output selectable)                                                                                   |
| SDA1         |                | I/O    | I <sup>2</sup> C bus SDA1 line                                                                                                                                |
| AIN0         |                | Input  | Analog input 0: Analog input signal for AD converter                                                                                                          |
| P76          | 1              | I/O    | Port76: Input port (schmitt input, Push-pull or open-drain output selectable)                                                                                 |
| SCL1         |                | I/O    | I <sup>2</sup> C bus SCL1 line                                                                                                                                |
| AIN1         |                | Input  | Analog input 1: Analog input signal for AD converter                                                                                                          |
| P80          | 1              | I/O    | Port80: I/O port (schmitt input)                                                                                                                              |
| CTLIN        |                | Input  | CTL Capture input (Capture 0)                                                                                                                                 |
| P81          | 1              | I/O    | Port81: I/O port (schmitt input)                                                                                                                              |
| DFGIN        |                | Input  | DFG Capture input (Capture 1)                                                                                                                                 |

Table 2.2.1 Pin names and function (2/3)

| Pin name              | Number of pins | I/O                     | Functions                                                                                                                              |
|-----------------------|----------------|-------------------------|----------------------------------------------------------------------------------------------------------------------------------------|
| P82<br>RMTIN          | 1              | I/O<br>Input            | Port82: I/O port (schmitt input)<br>Remote Control Signal Capture input                                                                |
| P83<br>EXT<br>TO1     | 1              | I/O<br>Input<br>Output  | Port83: I/O port (schmitt input)<br>External Capture input (Capture 0)<br>Timer Out 1                                                  |
| P84<br>DPGIN          | 1              | I/O<br>Input            | Port84: I/O port (schmitt input)<br>DPG Capture input (Capture 0)                                                                      |
| P85<br>CFGIN          | 1              | I/O<br>Input            | Port85: I/O port (schmitt input)<br>CFG Capture input (Capture 2)                                                                      |
| P86<br>CSYNCIN        | 1              | I/O<br>Input            | Port86: I/O port (schmitt input)<br>C.sync Capture input                                                                               |
| P87<br>COMPIN         | 1              | I/O<br>Input            | Port87: I/O port (schmitt input)<br>Envelope Compare Input(to HA/CR)                                                                   |
| P90<br>TP0<br>TPG00   | 1              | I/O<br>Output<br>Output | Port90: I/O port (Push-pull or open-drain output selectable)<br>Timing Pulse output 0<br>TPG00: TPG0 output                            |
| P91<br>VASWP<br>TPG01 | 1              | I/O<br>Output<br>Output | Port91: I/O port (Push-pull or open-drain output selectable)<br>Video/Audio head switching control signal output<br>TPG01: TPG0 output |
| P92<br>TP1            | 1              | I/O<br>Output           | Port92: I/O port (Push-pull or open-drain output selectable)<br>Timing Pulse output 1                                                  |
| P93<br>TPG03          | 1              | I/O<br>Output           | Port93: I/O port (Push-pull or open-drain output selectable)<br>TPG03: TPG0 output                                                     |
| P94<br>CR             | 1              | I/O<br>Output           | Port94: I/O port (Push-pull or open-drain output selectable)<br>Color Rotary Output                                                    |
| P95<br>HA             | 1              | I/O<br>Output           | Port95: I/O port (Push-pull or open-drain output selectable)<br>Head Amp Switching Control Output                                      |
| P96<br>TO1<br>TPG10   | 1              | I/O<br>Output<br>Output | Port96: I/O port (Push-pull or open-drain output selectable)<br>Timer Out 1<br>TPG10: TPG1 output                                      |
| P97<br>TPG11          | 1              | I/O<br>Output           | Port97: I/O port (Push-pull or open-drain output selectable)<br>TPG11: TPG1 output                                                     |
| PA0<br>PVPH<br>PWM3   | 1              | I/O<br>Output<br>Output | PortA0: I/O port<br>PVPH 3-state Output<br>PWM(8 bits) output 3                                                                        |
| PA3<br>PWM2           | 1              | I/O<br>Output           | PortA3: I/O port(Push-pull or open-drain output selectable)<br>PWM(14 bits) output 2                                                   |

Table 2.2.1 Pin names and function (3/3)

| Pin name   | Number of pins | I/O    | Functions                                                                                                                                       |
|------------|----------------|--------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| PWM0       | 1              | Output | PWM(14 bits) output 0 (Push-pull or open-drain output selectable)                                                                               |
| PWM1       | 1              | Output | PWM(14 bits) output 1 (Push-pull or open-drain output selectable)                                                                               |
| PB0        | 1              | I/O    | PortB0: I/O port (Open-drain Output)                                                                                                            |
| XT1        |                | Input  | Low Frequency Oscillator connecting pin                                                                                                         |
| PB1        | 1              | I/O    | PortB1: I/O port (Open-drain Output)                                                                                                            |
| XT2        |                | Output | Low Frequency Oscillator connecting pin                                                                                                         |
| PC0 to PC7 | 8              | Output | PortC: Output (High break down voltage outputs with pull-down resistor)                                                                         |
| G0 to G7   |                | Output | Grid Drivers                                                                                                                                    |
| PD0,1      | 2              | Output | PortD: Output (High break down voltage outputs with pull-down resistor)                                                                         |
| G8, 9      |                | Output | Grid Driver                                                                                                                                     |
| PE0 to PE7 | 8              | I/O    | PortE: I/O ports (High break down voltage outputs with pull-down resistor)                                                                      |
| S0 to S7   |                | Output | Segment Driver                                                                                                                                  |
| PF0 to PF5 | 6              | I/O    | PortF: I/O ports (High break down voltage outputs with pull-down resistor)                                                                      |
| S8 to S13  |                | Output | Segment Driver                                                                                                                                  |
| TEST1      | 1              | Output | TEST1 should be connected with TEST2 pin.                                                                                                       |
| TEST2      | 1              | Input  |                                                                                                                                                 |
| TEST3      | 1              | Output | TEST3 (NC) should be open connection.                                                                                                           |
| CLK        | 1              | Output | Clock output: Output (System Clock ÷ 2) clock.<br>Pulled-up during reset.<br>Can be set to output disable for reducing noise. (Initial Disable) |
| TEST       | 1              | Input  | Test pin: Always set to "Vcc" level                                                                                                             |
| RESET      | 1              | Input  | Reset: Initializes LSI. (with pull-up resistor)                                                                                                 |
| X1         | 1              | Input  | High Frequency Oscillator connecting pins (16 MHz)                                                                                              |
| X2         | 1              | Output | High Frequency Oscillator connecting pins (16 MHz)                                                                                              |
| VKK        | 1              |        | VFT Driver power supply pin                                                                                                                     |
| DVCC       | 1              |        | Power supply pin                                                                                                                                |
| DGND       | 1              |        | GND pin (0 V)                                                                                                                                   |
| ADREF      | 1              |        | Reference voltage input for AD converter                                                                                                        |
| ADGND      | 1              |        | GND pin for AD converter                                                                                                                        |

## (2) PROM mode

Table 2.2.2 shows pin function of the TMP93PW76F in PROM mode.

Table 2.2.2 Pin name and function of PROM mode

| Pin Function                                                                                                                                                | Number of Pins | I/O          | Function                                   | Pin Name (MCU mode)      |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|--------------|--------------------------------------------|--------------------------|
| A7 to A0                                                                                                                                                    | 8              | Input        | PROM address input                         | P27 to P20               |
| A15 to A8                                                                                                                                                   | 8              | Input        |                                            | P17 to P10               |
| A16                                                                                                                                                         | 1              | Input        |                                            | PA0                      |
| D7 to D0                                                                                                                                                    | 8              | I/O          | PROM data input/output                     | P07 to P00               |
| $\overline{\text{CE}}$                                                                                                                                      | 1              | Input        | Chip enable                                | P93                      |
| $\overline{\text{OE}}$                                                                                                                                      | 1              | Input        | Output control                             | P91                      |
| $\overline{\text{PGM}}$                                                                                                                                     | 1              | Input        | Program control                            | P92                      |
| VPP                                                                                                                                                         | 1              | Power supply | 12.75 V/5 V (Program power supply voltage) | $\overline{\text{TEST}}$ |
| VCC                                                                                                                                                         | 1              | Power supply | 6.25 V/5 V                                 | VCC                      |
| VSS                                                                                                                                                         | 2              | Power supply | 0 V                                        | DGNG, ADGND              |
| Pin Function                                                                                                                                                | Number of Pins | I/O          | Treatment of Pin                           |                          |
| P90                                                                                                                                                         | 1              | Input        | Fix to low level (security pin)            |                          |
| RESET                                                                                                                                                       | 1              | Input        | Fix to low level (PROM mode)               |                          |
| CLK                                                                                                                                                         | 1              | Input        |                                            |                          |
| TEST3                                                                                                                                                       | 1              | Output       |                                            |                          |
| TEST3                                                                                                                                                       | 1              | Output       | Open                                       |                          |
| X1                                                                                                                                                          | 1              | Input        | Self oscillation with resonator            |                          |
| X2                                                                                                                                                          | 1              | Output       |                                            |                          |
| P76, P75,<br>P97 to P94                                                                                                                                     | 6              | I/O          | Fix to high level                          |                          |
| TEST1/TEST2                                                                                                                                                 | 2              | Output/Input | Short                                      |                          |
| P47 to P40<br>P54 to P50<br>P74, P73<br>P87 to P80<br>PA3<br>PB1, PB0<br>PC7 to PC0<br>PD1, PD0<br>PE7 to PE0<br>PF5 to PF0<br>PWM0<br>PWM1<br>ADREF<br>VKK | 54             | I/O          | Open                                       |                          |

### 3. Operation

This section describes the functions and basic operational blocks of the TMP93PW76F.

The TMP93PW76F has PROM in place of the mask ROM which is included in the TMP93CW76. The other configuration and functions are the same as the TMP93CW76/CU76/CT76F. Regarding the function of the TMP93PW76F (not described), see the part of TMP93CW76/CU76/CT76F.

The TMP93PW76F has two operational modes : MCU mode and PROM mode.

#### 3.1 MCU Mode

##### (1) Mode-setting and function

The MCU mode is set by opening the CLK pin (pin open). In the MCU mode, the operation is same as TMP93CW76/CU76/CT76F.

##### (2) Memory-map

The memory map of TMP93PW76F is same as that of TMP93CW76F. Figure 3.1.1 shows the memory map in MCU mode. Figure 3.1.2 show that in PROM mode.




Figure 3.1.1 Memory map in MCU mode




Figure 3.1.2 Memory map in PROM mode

ROM areas of TMP93CW76/CU76/CT76F are shown in Table 3.1.1. When TMP93PW76F is used as the evaluation-chip for TMP93CU76, the programmable area located address 00000H to 07FFFFH should be full of data FFH. When TMP93PW76F is used as the evaluation-chip for TMP93CT76, the programmable area located address 00000H to 0DFFFFH should be full of data FFH.

Table 3.1.1 Memory of TMP93CW76/CU76/CT76

| Product No. | ROM Area            |                  |
|-------------|---------------------|------------------|
|             | MCU Mode            | PROM Mode        |
| TMP93CW76   | FE0000H to FFFFFFFH | 00000H to 1FFFFH |
| TMP93CU76   | FE8000H to FFFFFFFH | 08000H to 1FFFFH |
| TMP93CT76   | FEE000H to FFFFFFFH | 0E000H to 1FFFFH |

## 4. Electrical Characteristics

### 4.1 Absolute Maximum Rating

| Parameter                                          | Symbol              | Rating                        | Unit |
|----------------------------------------------------|---------------------|-------------------------------|------|
| Power Supply Voltage                               | V <sub>CC</sub>     | −0.5 to 6.5                   | V    |
| Input Voltage                                      | V <sub>IN</sub>     | −0.5 to V <sub>CC</sub> + 0.5 |      |
| Output Voltage (except PC, PD, PE, PF)             | V <sub>OUT1</sub>   | −0.5 to V <sub>CC</sub> + 0.5 |      |
| Output Voltage (PC, PD, PE, PF)                    | V <sub>OUT2</sub>   | V <sub>CC</sub> −40           |      |
| Output Current (except PC, PD, PE, PF) (per 1 pin) | I <sub>OH1</sub>    | −3.2                          | mA   |
| Output Current (PC, PD) (per 1 pin)                | I <sub>OH2</sub>    | −25                           |      |
| Output Current (PE, PF) (per 1 pin)                | I <sub>OH3</sub>    | −15                           |      |
| Output Current (per 1 pin)                         | I <sub>OL</sub>     | 3.2                           |      |
| Output Current (total except PC, PD, PE, PF)       | ΣI <sub>OH1</sub>   | −40                           |      |
| Output Current (total of PC, PD, PE, PF)           | ΣI <sub>OH2</sub>   | −120                          |      |
| Output Current (total)                             | ΣI <sub>OL</sub>    | 120                           |      |
| Power Dissipation (Ta = 70°C)                      | PD                  | 600                           | mW   |
| Soldering Temperature                              | T <sub>solder</sub> | 260                           | °C   |
| Storage Temperature                                | T <sub>stg</sub>    | −65 to 150                    |      |
| Operating Temperature                              | T <sub>opr</sub>    | −20 to 70                     |      |

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

## 4.2 DC Characteristics

Ta = -20 to 70°C

| Parameter                                               |                                        | Symbol                     | Condition                                                                                    | Min                                                                                | Typ. | Max                   | Unit |    |
|---------------------------------------------------------|----------------------------------------|----------------------------|----------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|------|-----------------------|------|----|
| Power Supply Voltage                                    |                                        | V <sub>CC</sub>            | f <sub>c</sub> = 4 to 16 MHz                                                                 | 4.5                                                                                |      | 5.5                   | V    |    |
|                                                         |                                        |                            | f <sub>s</sub> = 30 to 34 kHz                                                                | 2.7                                                                                |      |                       |      |    |
| Input Low Voltage                                       | P0, P1, P2, P4, P9, PA, PB, PE, PF     | V <sub>IL1</sub> (CMOS)    | V <sub>CC</sub> = 2.7 to 5.5 V                                                               | −0.3                                                                               |      | 0.3 V <sub>CC</sub>   |      |    |
|                                                         | $\overline{\text{RESET}}$ , P5, P7, P8 | V <sub>IL2</sub> (Schmitt) |                                                                                              |                                                                                    |      | 0.25 V <sub>CC</sub>  |      |    |
|                                                         | $\overline{\text{TEST}}$               | V <sub>IL3</sub> (Fixed)   |                                                                                              |                                                                                    |      | 0.3                   |      |    |
|                                                         | X1                                     | V <sub>IL4</sub> (Xtal)    |                                                                                              |                                                                                    |      | 0.2 V <sub>CC</sub>   |      |    |
| Input High Voltage                                      | P0, P1, P2, P4, P9, PA, PB, PE, PF     | V <sub>IL1</sub> (CMOS)    |                                                                                              | 0.7 V <sub>CC</sub>                                                                |      | V <sub>CC</sub> + 0.3 |      |    |
|                                                         | $\overline{\text{RESET}}$ , P5, P7, P8 | V <sub>IH2</sub> (Schmitt) |                                                                                              | 0.75 V <sub>CC</sub>                                                               |      |                       |      |    |
|                                                         | $\overline{\text{TEST}}$               | V <sub>IH3</sub> (Fixed)   |                                                                                              | V <sub>CC</sub> − 0.3                                                              |      |                       |      |    |
|                                                         | X1                                     | V <sub>IH4</sub> (Xtal)    |                                                                                              | 0.8 V <sub>CC</sub>                                                                |      |                       |      |    |
| Output Low Voltage                                      |                                        | V <sub>OL</sub>            |                                                                                              | I <sub>OL</sub> = 1.6 mA<br>(V <sub>CC</sub> = 2.7 to 5.5 V)                       |      |                       | 0.45 | V  |
| Output High Voltage                                     |                                        | V <sub>OH</sub>            |                                                                                              | I <sub>OH</sub> = −400 μA<br>(V <sub>CC</sub> = 2.7 to 5.5 V)                      | 2.4  |                       |      | V  |
|                                                         |                                        | V <sub>OH1</sub>           |                                                                                              | I <sub>OH</sub> = −700 μA<br>(V <sub>CC</sub> = 4.5 to 5.5 V)                      | 4.1  |                       |      |    |
| PE, PF                                                  |                                        | I <sub>OH</sub>            |                                                                                              | V <sub>CC</sub> = 4.5 V                                                            | −5   |                       |      | mA |
| PC, PD                                                  |                                        |                            |                                                                                              | V <sub>OH</sub> = 2.4 V                                                            | −15  |                       |      |    |
| Input Leakage Current                                   |                                        | I <sub>LI</sub>            |                                                                                              | 0.0 ≤ V <sub>in</sub> ≤ V <sub>CC</sub>                                            |      | 0.02                  | ±5   | μA |
| Output Leakage Current                                  |                                        | I <sub>LO</sub>            |                                                                                              | 0.2 ≤ V <sub>in</sub> ≤ V <sub>CC</sub> -0.2                                       |      | 0.05                  | ±10  |    |
| Power Down Voltage                                      |                                        | V <sub>STOP</sub>          |                                                                                              | V <sub>IL2</sub> = 0.2 V <sub>CC</sub> ,<br>V <sub>IH2</sub> = 0.8 V <sub>CC</sub> | 2.0  |                       | 6.0  | V  |
| $\overline{\text{RESET}}$<br>Pull Up Resistor           |                                        | R <sub>RST</sub>           | V <sub>CC</sub> = 5 V ± 10%                                                                  | 50                                                                                 |      | 150                   | kΩ   |    |
|                                                         |                                        |                            | V <sub>CC</sub> = 3 V ± 10%                                                                  | 80                                                                                 |      | 200                   |      |    |
| Pin Capacitance                                         |                                        | C <sub>IO</sub>            | osc = 1 MHz/100 mVp-p                                                                        |                                                                                    |      | 10                    | pF   |    |
| Schmitt Width $\overline{\text{RESET}}$ ,<br>P5, P7, P8 |                                        | V <sub>TH</sub>            |                                                                                              |                                                                                    | 1.0  |                       | V    |    |
| NORMAL                                                  |                                        | I <sub>CC</sub>            | V <sub>CC</sub> = 5 V ± 10%<br>f <sub>c</sub> = 16 MHz                                       |                                                                                    | 30   | 50                    | mA   |    |
| RUN                                                     |                                        |                            |                                                                                              |                                                                                    | 18   | 28                    |      |    |
| IDLE2                                                   |                                        |                            |                                                                                              |                                                                                    | 15   | 25                    |      |    |
| IDLE1                                                   |                                        |                            |                                                                                              |                                                                                    | 5    | 8                     |      |    |
| SLOW                                                    |                                        |                            | V <sub>CC</sub> = 3 V ± 10%<br>f <sub>s</sub> = 32.768 kHz<br>(typ: V <sub>CC</sub> = 3.0 V) |                                                                                    | 50   | 80                    | μA   |    |
| RUN                                                     |                                        |                            |                                                                                              |                                                                                    | 30   | 45                    |      |    |
| IDLE2                                                   |                                        |                            |                                                                                              |                                                                                    | 25   | 40                    |      |    |
| IDLE1                                                   |                                        |                            |                                                                                              |                                                                                    | 6    | 15                    |      |    |
| STOP                                                    |                                        |                            |                                                                                              | V <sub>CC</sub> = 2.7 to 5.5 V                                                     |      | 0.2                   | 10   |    |

Note 1: Typical value are for Ta = 25°C and V<sub>CC</sub> = 5 V unless otherwise noted.Note 2: I<sub>CC</sub> measurement conditions (NORMAL, SLOW).

Only CPU is operational; output pins are open and input pins are fixed.


## 4.3 AD Conversion Characteristics

Ta = -20 to 70°C, Vcc = 4.5 to 5.5 V

| Parameter                                                                       | Symbol | Min     | Typ. | Max   | Unit |
|---------------------------------------------------------------------------------|--------|---------|------|-------|------|
| Analog Reference Voltage Supply                                                 | ADREF  | Vcc-1.5 | Vcc  | Vcc   | V    |
|                                                                                 | ADGND  | Vss     | Vss  | Vss   | V    |
| Analog Input Voltage Range                                                      | VAIN   | ADGND   | —    | ADREF | V    |
| Analog Current for ADREF                                                        | IREF   | —       | 1.0  | 1.5   | mA   |
| Total tolerance (excludes quantization error)<br>(Ta = 25°C, Vcc = ADREF = 5 V) | ET     | —       | —    | ±3    | LSB  |

## 4.4 Serial BUS Interface Timing

### (1) I<sup>2</sup>C bus Logic Timing



| Parameter                                                                 | Symbol       | Min           | Typ.          | Max           | Unit |
|---------------------------------------------------------------------------|--------------|---------------|---------------|---------------|------|
| SCL cycle                                                                 | $t_{CYCSCL}$ | $2^N/f_c$     | —             | —             | s    |
| SCL low pulse width                                                       | $t_{LOW}$    | —             | $2^{N-1}/f_c$ | —             | s    |
| SCL High pulse width                                                      | $t_{HIGH}$   | $2^{N-1}/f_c$ | —             | —             | s    |
| SDA Rising Time (Note 1)                                                  | $t_{RSDA}$   | —             | —             | —             | s    |
| SDA Falling Time (Note 1)                                                 | $t_{FSDA}$   | —             | —             | —             | s    |
| SCL Rising Time (Note 1)                                                  | $t_{RSCl}$   | —             | —             | —             | s    |
| SCL Falling Time (Note 1)                                                 | $t_{FSCl}$   | —             | —             | —             | s    |
| The time from start command write to start sheecense                      | $t_{GSTA1}$  | —             | —             | $2^N/f_c$     | s    |
| Start condition hold time, start generation of the first clock after this | $t_{GSTA2}$  | —             | $2^{N-1}/f_c$ | —             | s    |
| Delay time from SCL falling to data output (Note 2)                       | $t_{ODAT1}$  | —             | —             | $5/f_c$       | s    |
| Set up time of data output for SCL rising (Note 2)                        | $t_{SUODAT}$ | 0             | —             | —             | s    |
| The time of holding data for SCL rising (Note 3)                          | $t_{HDODAT}$ | $4/f_c$       | —             | —             | s    |
| The time from stop command write to starting stop sheecense               | $t_{GSTP1}$  | —             | —             | $2^{N-1}/f_c$ | s    |
| The time from SDA falling to SCL rising (during stop sheecense)           | $t_{GSTP2}$  | $2^{N-2}/f_c$ | —             | —             | s    |
| Stop condition set up time                                                | $t_{GSTP3}$  | $2^{N-1}/f_c$ | —             | —             | s    |

Note 1: The time of rising/falling depend on the feature of bus interface.

Note 2: The worst case is at the first bit of slave address.

Note 3: The worst case is at the acknowledge bit.

Note 4: N: Diving value set by I2CCR1 <SCK 2:0>

| SCK | N        |
|-----|----------|
| 000 | 6        |
| 001 | 7        |
| 010 | 8        |
| 011 | 9        |
| 100 | 10       |
| 101 | 11       |
| 110 | 12       |
| 111 | reserved |


## (2) Master SCL output timing

The I2CCR1 <SCK 2:0> are used to select a maximum transfer frequency directed from the SCL pin in the master mode. When rising time of the output clock ( $t_{RC}$ ) is at least  $8/f_c$  [s], a high-level time of the output clock ( $t_{HC}$ ) is  $t_{SCL}$ .


While the SCL line is fixed to low-level by a slave device, the output clock stops.

The first clock ( $t_{HC}$  [s]) after restart is  $(t_{SCL}/2) \leq t_{HC} \leq t_{SCL}$ .

(a) In case of  $t_{RC} < (8/f_c)$  [s]     $t_{HC} = t_{LC} = t_{SCL}/2$  [s]    ( $t_{SCL} = 1/f_{SCL}$  [s])



(b) In case of  $t_{RC} \geq (8/f_c)$  [s]     $t_{HC} = t_{SCL}$  [s],  $t_{LC} = t_{SCL}/2$  [s]



## (3) Clock Syncro 8 bit SIO mode


## a. SCK Input mode

| Parameter                        | Symbol     | Expression |                  | Unit |
|----------------------------------|------------|------------|------------------|------|
|                                  |            | Min        | Max              |      |
| SCK cycle                        | $t_{SCY2}$ | $2^5 X$    |                  | s    |
| SCK falling → Latch output data  | $t_{OHS2}$ | $6X$       |                  | s    |
| Enable output data → SCK raising | $t_{OSS2}$ |            | $t_{SCY2} - 16X$ | s    |
| SCK raising → Latch input data   | $t_{HSR2}$ | $6X$       |                  | ns   |
| Enable input data → SCK raising  | $t_{ISS2}$ | 0          |                  | ns   |

Note:  $X = 1/f_c$ 

## b. SCK Output mode

| Parameter                        | Symbol     | Expression |                 | Unit |
|----------------------------------|------------|------------|-----------------|------|
|                                  |            | Min        | Max             |      |
| SCK cycle                        | $t_{SCY2}$ | $2^5 X$    | $2^{11} X$      | s    |
| SCK falling → Latch output data  | $t_{OHS2}$ | $2X$       |                 | s    |
| Enable output data → SCK raising | $t_{OSS2}$ |            | $t_{SCY2} - 2X$ | s    |
| SCK raising → Latch input data   | $t_{HSR2}$ | $2X$       |                 | s    |
| Enable input data → SCK raising  | $t_{ISS2}$ | 0          |                 | ns   |

Note:  $X = 1/f_c$ 


## 4.5 Read operation in PROM mode

### DC/AC characteristics

 $T_a = 25 \pm 5^\circ\text{C}$   $V_{CC} = 5\text{ V} \pm 10\%$ 

| Parameter                                                                             | Symbol    | Condition           | Min  | Max                    | Unit |
|---------------------------------------------------------------------------------------|-----------|---------------------|------|------------------------|------|
| $V_{PP}$ Read Voltage                                                                 | $V_{PP}$  | –                   | 4.5  | 5.5                    | V    |
| Input High Voltage (A0 to A16, $\overline{CE}$ , $\overline{OE}$ , $\overline{PGM}$ ) | $V_{IH1}$ | –                   | 2.2  | $V_{CC} + 0.3$         | V    |
| Input low Voltage (A0 to A16, $\overline{CE}$ , $\overline{OE}$ , $\overline{PGM}$ )  | $V_{IL1}$ | –                   | –0.3 | 0.8                    | V    |
| Address to Output Delay                                                               | $t_{ACC}$ | $CL = 50\text{ pF}$ | –    | $2.25T_{CYC} + \alpha$ | ns   |

 $T_{CYC} = 400\text{ ns}$  (10 MHz Clock)


 $\alpha = 200\text{ ns}$ 


## 4.6 Program operation in PROM mode

### DC/AC characteristics

$T_a = 25 + 5^\circ\text{C}$   $V_{CC} = 6.25\text{ V} \pm 0.25\%$

| Parameter                                                                                          | Symbol    | Condition                 | Min   | Typ.  | Max            | Unit |
|----------------------------------------------------------------------------------------------------|-----------|---------------------------|-------|-------|----------------|------|
| Programming Supply Voltage                                                                         | $V_{PP}$  | –                         | 12.50 | 12.75 | 13.00          | V    |
| Input High Voltage<br>(D0 to D7, A0 to A16, $\overline{CE}$ , $\overline{OE}$ , $\overline{PGM}$ ) | $V_{IH1}$ | –                         | 2.2   |       | $V_{PP} + 1.0$ | V    |
| Input low Voltage<br>(D0 to D7, A0 to A16, $\overline{CE}$ , $\overline{OE}$ , $\overline{PGM}$ )  | $V_{IL1}$ | –                         | –0.3  |       | 0.8            | V    |
| $V_{CC}$ Supply Current                                                                            | $I_{CC}$  | $f_c = 10\text{ MHz}$     | –     |       | 50             | mA   |
| $V_{PP}$ Supply Current                                                                            | $I_{PP}$  | $V_{PP} = 13.00\text{ V}$ | –     |       | 50             | mA   |
| $\overline{PGM}$ Program Pulse Width                                                               | PW        | $C_L = 50\text{ pF}$      | 0.095 | 0.1   | 0.105          | ms   |



Note 1: The power supply of  $V_{pp}$  (12.75 V) must be set power-on at the same time or the later time for a power supply of  $V_{cc}$  and must be clear power-on at the same time or early time for a power supply of  $V_{cc}$ .

Note 2: The pulling up/down device on condition of  $V_{pp} = 12.75$  suffers a damage for the device.

Note 3: The maximum spec of  $V_{pp}$  pin is 14.0 V. Be carefull of a overshoot at the programming.