TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller

TLCS-900 Series

TMP96C031ZFG

TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs.

Before use this LSI, refer the section, "Points of Note and Restrictions".

Especially, take care below cautions.

CAUTION

How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Document Change Notification

The purpose of this notification is to inform customers about the launch of the Po-free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

1. Part number

Example: $TMPxxxxxxF \rightarrow TMPxxxxxxFG$

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C → LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb-free, notes on lead solderability have been added.

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page.

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

Ι

1. Part number

| Previous Part Number (in Body Text) | New Part Number | | |
|-------------------------------------|-----------------|--|--|
| TMP96C031ZF | TMP96C031ZFG | | |

2. Package code and dimensions

| Previous Package Code (in Body Text) | New Package Code |
|--------------------------------------|--------------------|
| QFP64-P-1420-1.00A | QFP64-P-1420-1.00A |

^{*:} For the dimensions of the new package, see the attached Package Dimensions diagram.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device.

Solderability of lead free products

| Test Parameter | Test Condition | Note |
|----------------|---|--|
| Solderability | Use of Sn-37Pb solder Bath Solder bath temperature = 230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free) | Pass: Solderability rate until forming ≥ 95% |

4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

RESTRICTIONS ON PRODUCT USE

20070701-EN

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
 in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
 TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which
 manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility
 is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its
 use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third
 parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations that
 regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring
 as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

5. Publication date of the datasheet


The publication date of this datasheet is printed at the lower right corner of this notification.

TMP96C031Z **TOSHIBA**

(Annex)

Package Dimensions

QFP64-P-1420-1.00A



III2008-02-20

CMOS 16-bit Microcontrollers

TMP96C031ZF

1. Outline and Device Characteristics

TMP96C031Z is high-speed advanced 16-bit microcontrollers developed for controlling medium to large-scale equipment. The TMP96C031ZF comes in a 64-pin flat package.

- (1) Original 16-bit CPU
 - TLCS-90 instruction mnemonic upward compatible.
 - 16M-byte linear address space
 - General-purpose registers and register bank system
 - 16-bit multiplication / division and bit transfer/arithmetic instructions
 - High-speed μ DMA :4 channels (1.6 μ s/2 bytes @20MHz)
- (2) Minimum instruction execution time: 200 ns (@20 MHz)
- (3) External memory expansion
 - Can be expanded up to 16M-byte (for both programs and data).
 - External data bus width selection pin $(AM8/\overline{16})$.
 - Can mix 8- and 16-bit external data buses.
 - ··· Dynamic data bus sizing
- (4) 8-bit timer : 4 channels (5) 16-bit timer : 1 channel
- (6) Pattern generator : 4 bits, 2 channels
- (7) Serial interface : 2 channels
 (8) 6-bit A/D converter : 4 channels
- (9) DRAM controller
- (10) Watchdog timer
- (11) Chip select/wait controller :4 blocks
- (12) Interrupt functions
 - 3 CPU interrupts ··· SWI instruction, priviledged violation, and Illegal instruction
 - 12 internal interrupts
 9 external interrupts
 7-level priority can be set.
- (13) I/O ports 37 pins
- (14) Standby function


: 3 HALT modes (RUN, IDLE, STOP)

000707EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 - In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

● The information contained herein is subject to change without notice


96C031Z-1 2003-03-31



Pin Assignment and Function 2.

2.1 Pin Assignment

Figure 2.1 shows pin assignment of TMP96C031ZF.



96C031Z-3 2003-03-31

2.2 Pin Names and Functions

The names of input/output pins and their functions are described below.

Table 2.2 Pin Names and Functions.

| | | Table | 2.2 Pin Names and Functions. |
|--------------------------------------|-------------------|-------------------------|--|
| Pin name | Number of pins | I/O | Functions |
| AD0 to AD7 | 8 | Tri-state | Address/data (lower): 0 to 7 for address/data bus |
| AD8 to AD15 A8 to A15 | 8 | Tri-state Output | Address data (upper): 8 to 15 for address/data bus Address: 8 to 15 for address bus |
| P20 to P27 A0 to A7 A16 to A23 | 8 | I/O Output Output | Port 2: I/O port that allows selection of I/O on a bit basis (with pull-down resister) Address: 0 to 7 for address bus Address: 16 to 23 for address bus |
| P30 TO5 HWR | 1 | I/O Output Output | Port 30: I/O port (with pull-up register) Timer output 5: Timer 4 output pin High write: Strobe signal for writing data on pins AD8 to 15 |
| P31 TIO WAIT | 1 | I/O Input Input | Port 31: I/O port (with pull-up register) Timer input 0: Timer 0 input Wait: Pin used to request CPU bus wait |
| P32 BUSRQ | 1 | I/O Input | Port 32: I/O port (with pull-up register) Bus request: Signal used to request high impedance for AD0 to 15, A0 to 23, RD, WR, HWR, R/W, RAS, CS0, CS1, and CS2 pins. (For external DMAC) |
| P33 BUSAK | 1 | I/O Output | Port 33: I/O port (with pull-up register) Bus acknowledge: Signal indicating that AD0 to 15, A0 to 23, RD, WR, HWR, R/W, RAS, CS0, CS1, and CS2 pins are at high impedance after receiving BUSRQ. |
| P34 R/W NMI | 1 | 1/O Output Input | Port 34: I/O port (with pull-up register) Read/write: 1 represents read or dummy cycle; 0, write cycle. Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program. |
| P35 RAS INT7 | 21 | I/O Output Input | Port 35: I/O port (with pull-up register) Row address strobe: Outputs RAS strobe for DRAM. Interrupt request pin 7: Interrupt request pin with rising edge. |
| P40 CS0 | | Output Output | Port 40: Output port Chip select 0: Outputs 0 when address is within specified address area. |
| P41 CS1 | 1 | Output Output | Port 41: Output port Chip select 1: Outputs 0 if address is within specified address area. |

Note: The internal I/O of this device cannot be accessed using an external DMA controller.

| Pin name | Number of pins | I/O | Functions |
|--|-------------------|----------------------------|--|
| P42 CS2 | 1 | Output Output | Port 42: Output port (with pull-up resister) Chip select 2: Outputs 0 if address is within specified address area. |
| P43 CS3 CAS | 1 | Output Output Output | Port 43: Output port (with pull-up resister) Chip select 3: Outputs 0 if address is within specified address area. Column address strobe: Output CAS strobe for DRAM if address is within specified address area. |
| VREF | 1 | Input | A/D convertor reference voltage input |
| P50 to P53 AN0 to AN3 INT0 to INT3 | 4 | Input Input Input | Port 50 to 53: Input port Analog input: Input to A/D converter Interrupt request pin 0: Interrupt request pin with programmable level/rising edge. Interrupt request pin 1: Interrupt request pin with programmable rising/falling edge. Interrupt request pin 2 to 3: Interrupt request pin with rising edge. |
| P60 | 1 | I/O | Port 60: I/O port |
| TxD0 | | Output | Serial send data 0 |
| PG00 | | Output | Pattern generator port 00 |
| P61 RxD0 PG01 | 1 | I/O Input Output | Port 61: I/O port Serial receive data 0 Pattern generator port 01 |
| P62 | 1 | I/O | Port 62: I/O port |
| CTS0 | | Input | Serial data send enable 0 (Clear to Send) |
| PG02 | | Output | Pattern generator port 02 |
| P63 RFSH PG03 | 1 | 0utput | Port 63: I/O port Refresh out: This is a state signal output pin which indicates that the DRAM controller is in refresh cycle. Pattern generator port 03 |
| P64 | 1 | I/O | Port 64: I/O port |
| PG10 | | Output | Pattern generator port 10 |
| P65 | 7 | I/O | Port 65:1/O port |
| PG11 | | Output | Pattern generator port 11 |
| P66 | | I/O | Port 66: I/O port |
| INT6 | | Input | Interrupt request pin 6: Interrupt request pin with rising edge. |
| PG12 | | Output | Pattern generator port 12 |
| P67 | 1 | l/O | Port 67: I/O port |
| WDTOUT | | Output | Watchdog timer output pin |
| PG13 | | Output | Pattern generator port 13 |
| P70 | 1 | I/O | Port 70: I/O port |
| TO1 | | Output | Timer output 1: Timer 0 or 1 output pin |
| TO4 | | Output | Timer output 4: Timer 4 output pin |

| Pin name | Number of pins | 1/0 | Functions |
|--------------------|-------------------|-------------------------|---|
| P71 TO3 DMUX | 1 | I/O Output Output | Port 71: I/O Port Timer output 3: Timer 2 or Timer 3 output pin DRAM address multiplexor : This pin outputs row address, column address, and selector select signal. |
| P72 INT4 TI4 | 1 | I/O Input Input | Port 72: I/O Port Interrupt request pin 4: Interrupt request pin with programmable rising/falling edge. Timer input 4: Timer 4 count/capture trigger signal input |
| P73 INT5 TI5 | 1 | I/O Input Input | Port 73: I/O Port Interrupt request pin 5:Interrupt request pin with rising edge. Timer input 5: Timer 4 count/capture trigger signal input |
| P74 TxD1 | 1 | I/O Output | Port 74: I/O Port Serial send data 1 |
| P75 RxD1 | 1 | I/O Input | Port 75: I/O Port Serial receive data 1 |
| P76 SCLK1 | 1 | I/O I/O | Port 76: I/O Port Serial clock I/O 1 |
| CLK | 1 | Output | Clock output : Outputs [X1 ÷ 4] clock. Pulled-up during reset. |
| RD | 1 | Output | Read: Strobe signal for reading external memory. |
| WR | 1 | Output | Write: Strove signal for writing data on pins AD0 to 7. |
| AM8/16 | 1 | Input | Address mode: External data bus width selection pin. Set to "0" for fixed external 16-bit bus or for mixed external 8/16 bit bus and to "1" for fixed external 8-bit bus. |
| RESET | 1 | Input | Reset: Initializes LSI. (With pull-up resister) |
| ALE | 1// | Output | Address latch enable |
| X1/X2 | 1 | ///0 | Oscillator connecting pin |
| VCC | 1 | | Power supply pin (+ 5 V) (All Vcc pins should be connected with the power supply pin.) |
| VSS | | | GND pin (0 V) (All Vss pins should be connected with GND (0 V).) |

Note: Pull-up/pull-down resister can be released from the pin by software.

3. Operation

This section describes in blocks the functions and basic operations of TMP96C031Z device.

Check the \[\int 7\]. Care Points and Resection \[\] because of the Care Points etc are described.

3.1 CPU

TMP96C031Z device have a built-in high-performance 16-bit CPU (900_CPU). (For CPU operation, see TLCS-900 CPU in the previous section).

This section describes CPU functions unique to TMP96C031Z that are not described in the previous section.

3.1.1 Reset

To reset the TMP96C031Z, the RESET input must be kept at 0 for at least 10 system clocks (10 states: 1 μ s with a 20 MHz system clock) within an operating voltage range and with a stable oscillation.

When reset is accepted, the CPU sets as follows:

- Program counter (PC) to 8000H.
- Stack pointer (XSP) for system mode to 100H.
- SYSM bit of status register (SR) to 1. (Sets to system mode.)
- IFF2 to 0 bits of status register to 111. (Sets mask register to interrupt level 7.)
- MAX bit of status register to 0. (Sets to minimum mode)
- Bits RFP2 to 0 of status register to 000. (Sets register banks to 0.)

When reset is released, instruction execution starts from address 8000H. CPU internal registers other than the above are not changed.

When reset is accepted, processing for built-in I/Os, ports, and other pins is as follows

- Initializes built-in I/O registers as per specifications.
- Sets port pins (including pins also used as built-in I/Os) to general-purpose input/output port mode (sets I/O ports to input ports).
- Pulls up the CLK pin to 1.
- Sets the ALE pin to 0.

96C031Z-7 2003-03-31

3.1.2 External Data Bus Width Selection Pin (AM8/ $\overline{16}$)

The TMP96C031Z automatically operates in 8-bit bus/16-bit bus mode after reset depending on how the $AM8/\overline{16}$ pin is set.

For mixed external 8/16-bit data bus or fixed 16-bit data bus
 Set this pin to "0". Then the AD8 to 15/A8 to 15 pins are fixed to functions AD8 to 15.
 The external data bus width is set by the chip select/wait control register described in section 3.6.1.


• For fixed external 8-bit data bus

Set this pin to "1". Then the AD8 to 15/A8 to 15 pins are fixed to functions A8 to 15.

The value of chip select/wait control register bit 4 (<B0BUS>, <B1BUS>, <B2BUS>, <B3BUS>) described in section 3.6.1 is ignored and the bus is fixed external 8-bit data.



3.2 Memory Map



Note: The start address after reset is 8000 H. Resetting sets the stack pointer (XSP) on the system mode side to 100 H.

Figure 3.2 Memory map

3.3 Interrupts

TLCS-900 interrupts are controlled by the CPU interrupt mask flip-flop (IFF2 to 0) and the built-in interrupt controller.

TMP96C031Z has altogether the following 24 interrupt sources:

- Interrupts from the CPU…3
 (Software interrupts, privileged violations, and Illegal (undefined) instruction execution)
- Interrupts from external pins (NMI, INT0 to 7) · · · 9
- Interrupts from built-in I/Os···12


A fixed individual interrupt vector number is assigned to each interrupt source; six levels of priority (variable) can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority of 7.

When an interrupt is generated, the interrupt controller sends the value of the priority of the interrupt source to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the value of the highest priority (7 for non-maskable interrupts is the highest) to the CPU.

The CPU compares the value of the priority sent with the value in the CPU interrupt mask register (IFF2 to 0). If the value is greater than that the CPU interrupt mask register, the interrupt is accepted. The value in the CPU interrupt mask register (IFF2 to 0) can be changed using the EI instruction (contents of the EI num/IFF<2:0> = num). For example, programming EI 3 enables acceptance of maskable interrupts with a priority of 3 or greater, and non-maskable interrupts which are set in the interrupt controller. The DI instruction (IFF<2:0> = 7) operates in the same way as the EI 7 instruction. Since the priority values for maskable interrupts are 0 to 6, the DI instruction is used to disable maskable interrupts to be accepted. The EI instruction becomes effective immediately after execution. (With the TLCS-90, the EI instruction becomes effective after execution of the subsequent instruction.)

In addition to the general-purpose interrupt processing mode described above, there is also a high-speed μ DMA processing mode . High-speed μ DMA is a mode used by the CPU to automatically transfer byte or word data. It enables the CPU to process interrupts such as data saves to built-in I/Os at high speed.

Figure 3.3 (1) is a flowchart showing overall interrupt processing.



3.3.1 General-Purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows:

(1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt controller generates interrupt vectors in accordance with the default priority (which is fixed as follows: the smaller the vector value, the higher the priority), then clears the interrupt request.

- The CPU pushes the program counter and the status register to the system stack area (area indicated by the system mode stack pointer).
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2 to 0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU sets the <SYSM> flag of the status register to 1 and enter the system mode.
- (5) The CPU jumps to address 8000H + interrupt vector, then starts the interrupt processing routine.

The table below shows the number of execution states for the above processing times.

| Bus width of stack area | Number of interrupt processing execution states | | | |
|-------------------------|---|----------|--|--|
| Bus width of stack area | MAX mode \ | MIN mode | | |
| 8-bit | 23 | 19 | | |
| 16-bit | 17 |) 15 | | |

To return to the main routine after completion of the interrupt processing, the RETI instruction is usually used. Executing this instruction restores the contents of the program counter and the status registers.

Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher than the value in the CPU mask register <IFF2 to 0>. The CPU mask register <IFF2 to 0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest. When an interrupt is generated while the CPU is executing processes (1) to (5) above for a previous interrupt and the latest interrupt has higher priority to the previous interrupt, the latest interrupt is accepted before the start instruction in the interrupt processing routine is executed. The interrupts are nested. The same applies when two non-maskable interrupts (level 7) are generated as above. The CPU does not accept an interrupt request of the same level as that of the interrupt being processed.

Resetting initializes the CPU mask registers <IFF2 to 0> to 7; therefore, maskable interrupts are disabled.

The addresses 008000H to 0081FFH (512 bytes) of the TLCS-900 are assigned for interrupt processing entry area. $\hfill \hfill \$

Table3.3 (1) TMP96C031Z Interrupt Table

| Default priority | Туре | Interrupt source | Vector value | Start address | High-speed micro DMA start vector |
|---------------------|-----------------|---|--------------|---------------|---|
| 1 | | Reset , or SWI0 instruction | 0000H | 8000H | - |
| 2 | | INTPREV : Privileged violation, or SWI1 | 0010H | 8010H | - |
| 3 | | INTUNDEF: Illegal instruction, or SWI2 | 0 0 2 0 H | 8020H | - |
| 4 | Non- | SWI 3 instruction | 0 0 3 0 H | 8030H | _ |
| 5 | maskable | SWI 4 instruction | 0040H | 8040H | _ |
| 6 | | SWI 5 instruction | 0 0 5 0 H | 8 0 5 0 H | > - |
| 7 | | SWI 6 instruction | 0060Н | 8060H | _ |
| 8 | | SWI 7 instruction | 0070H | 8070H | - |
| 9 | | NMI Pin | 0080H | 8 0 8 0 H | 08H |
| 10 | | INTWD : Watchdog timer | 0090H | 8 0 9 0 H | 09H |
| 11 | | INT0 pin | 00A0H | 8 0 A 0 H | 0AH |
| 12 | | INT4 pin | 0 0 B 0 H | 8 0 B 0 H | 0BH |
| 13 | | INT5 pin | 0 0 C 0 H | 8 0 C 0 H | 0CH |
| 14 | | INT6 pin | 0 0 D 0 H | 8 0 D 0 H | 0DH |
| 15 | | INT7 pin | 0 0 E 0 H | 8 0 E 0 H | 0EH |
| - | | (Reserved) | 0 0 F 0 H | 8 0 F 0 H | 0FH |
| 16 | | INTTO : 8-bit timer0 | 0 1 0 0 H | 8 1 0 0 H | 10H |
| 17 | | INTT1 : 8-bittimer1 | 0 1 1 0 H | 8 1 1 0 H | 11H |
| 18 | | INTT2 : 8-bit timer2 / PWM0 | 0 1 2 0 H | 8 1 2 0 H | 12H |
| 19 | | INTT3 : 8-bit timer3 / PWM1 | 0 1 3 0 H | 8 1 3 0 H | 13H |
| 20 | | INTTR4 : 16-bit timer4 (TREG4) | 0 1 4 0 H | 8 1 4 0 H | 14H |
| 21 | Maskable | INTTR5 : 16-bit timer4 (TREG5) | 0 1 5 0 H | 8 1 5 0 H | 15H |
| 22 | | (Reserved) | 0 1 6 0 H | 8 1 6 0 H | 16H |
| 23 | | (Reserved) | 0 1 7 0 H | 8 1 7 0 H | 17H |
| 24 | | INTRX0 : Serial receive (Channel.0) | 0 1 8 0 H | 8 1 8 0 H | 18H |
| 25 | $\wedge \wedge$ | INTTX0 : Serial send (Channel.0) | 0 1 9 0 H | 8 1 9 0 H | 19H |
| 26 | 7,5 | INTRX1 : Serial receive (Channel.1) | 0 1 A 0 H | 8 1 A 0 H | 1AH |
| 27 | () | INTTX1 : Serial send (Channel.1) | 0 1 B 0 H | 8 1 B 0 H | 1BH |
| 28 | | INTAD : A/D conversion completion | 0 1 C 0 H | 8 1 C 0 H | 1CH |
| 29 | | INT1 pin | 0 1 D 0 H | 8 1 D 0 H | 1DH |
| 30 | | INT2 pin | 0 1 E 0 H | 8 1 E 0 H | 1EH |
| 31 | | INT3 pin | 0 1 F 0 H | 8 1 F 0 H | 1FH |

3.3.2 High-speed μ DMA

In addition to the conventional interrupt processing, the TLCS-900 also has a high-speed μ DMA function. When an interrupt is accepted, in addition to an interrupt vector, the CPU receives data indicating whether processing is high-speed μ DMA mode or general-purpose interrupt. If high-speed μ DMA mode—is requested, the CPU performs high-speed μ DMA processing.

The TLCS-900 can process at very high speed compared with the TLCS-90 μ DMA because it has transfer parameters in dedicated registers in the CPU. Since those dedicated registers are assigned as CPU control registers, they can only be accessed by the LDC (privileged) instruction.

(1) High-speed μ DMA operation

High-speed μ DMA operation starts when the accepted interrupt vector value matches the μ DMA start vector value set in the interrupt controller. The high-speed μ DMA has four channels so that it can be set for up to four types of interrupt source.

When a high-speed μ DMA interrupt is accepted, data is automatically transferred from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented. If the value in the counter after decrementing is other than 0, high-speed μ DMA processing is completed; if the value in the counter after decrementing is 0, general-purpose interrupt processing is performed.

32-bit control registers are used for setting transfer source/destination addresses. However, the TLCS-900 has only 24 address pins for output. A 16M-byte space is available for the high-speed μ DMA. Also in normal mode operation, the all address space (In other words, the space for system mode which is set by the CS/WAIT controller) can be accessed by high-speed μ DMA processing.


There are two data transfer modes: one-byte mode and one-word mode. Incrementing, decrementing, and fixing the transfer source/destination address after transfer can be done in both modes. Therefore data can easily be transferred between I/O and memory and between I/Os. For details of transfer modes, see the description of transfer mode registers.

The transfer counter has 16-bit, so up to 65536 transfers (the maximum when the initial value of the transfer counter is 0000H) can be performed for one interrupt source by high-speed μ DMA processing.


After transferring data using the high-speed μDMA and the transfer counter has been decremented to 0, the program goes to a general-purpose interrupt processing. Note that after interrupt processing, when an interrupt for the same channel is generated, if the system requires re-setting, the transfer counter restarts from 65536.

The following section illustrates the high-speed μDMA cycle when the transfer destination address is in INC mode. (MIN mode, 16-bit bus for all address areas, 0 wait)


Interrupt sources processed by high-speed μ DMA processing are those with the high-speed μ DMA start vectors listed in Table 3.3 (1).



(2) Register configuration (CPU control register)



(3) Transfer mode register details



(1 states = 100 ns)

Execution time: When 16-bit bus width and 0 wait are set for the transfer destination/source address.

Note: n: corresponds to high-speed μ DMA channels 0 to 3.

DMADn +/DMASn +: Post-increment (Increments register value after transfer.)

DMADn -/ DMASn -: Post-decrement (Decrement register value after transfer.)

All address space (the space for system mode) can be accessed by high-speed μ DMA. Do not use undefined codes for transfer mode control.

3.3.3 Interrupt Controller

Figure 3.3.3 (1) is a block diagram of the interrupt circuits. The left half of the diagram shows the interrupt controller; the right half includes the CPU interrupt request signal circuit and the HALT release signal circuit.

Each interrupt channel (total of 20 channels) in the interrupt controller has an interrupt request flip-flop, interrupt priority setting register, and a register for storing the high-speed μ DMA start vector. The interrupt request fip-flop is used to latch interrupt requests from peripheral devices. The flip-flop is cleared to 0 at reset, when the CPU reads the interrupt channel vector after the acceptance of interrupt, or when the CPU executes an instruction that clears the interrupt of that channel (writes 0 in the clear bit of the interrupt priority setting register).

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

 $INTE01 \leftarrow ---- 0 ---$ Zero-clears the INTO Flip Flop.

The status of the interrupt request flip-flop is detected by reading the clear bit. Detects whether there is an interrupt request for an interrupt channel.

The interrupt priority can be set by writing the priority in the interrupt priority setting register (eg, INTE01, INTE23, etc.) provided for each interrupt source. Interrupt levels to be set are from 1 to 6. Writing 0 or 7 as the interrupt priority disables the corresponding interrupt request. The priority of the non-maskable interrupt (NMI pin, watchdog timer, etc.) is fixed to 7. If interrupt requests with the same interrupt level are generated simultaneously, interrupts are accepted in accordance with the default priority (the smaller the vector value, the higher the priority).

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2 to 0> set in the Status Register by the interrupt request signal with the priority value sent; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR<IFF2 to 0>. Interrupt requests where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine. When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2 to 0>.

The interrupt controller also has four registers used to store the high-speed μ DMA start vector. These are I/O registers; unlike other μ DMA registers (DMAS, DMAD, DMAM, and DMAC), they can be accessed in either normal or system mode. Writing the start vector of the interrupt source for the μ DMA processing (see Table 3.3.(1)), enables the corresponding interrupt to be processed by μ DMA processing. The values must be set in the μ DMA parameter registers (eg, DMAS and DMAD) prior to the μ DMA processing.





Figure 3.3.3 (1) Block Diagram of Interrupt Controller

(1) Interrupt priority setting register

| /n | 11.6 | 1 11 14 1 |
|----------|------------|-------------|
| (Read-mo | ditv-write | prohibited. |

| INTEQUENCE INT | Cumple al | ۸ ما ما | 7 : 6 : 5 : 4 2 : 2 : 3 : 4 : 0 | <u> </u> |
|--|--|---------|--|--|
| INTEO1 | Symbol | Address | | ' — |
| INTEQ 0070H R/W W R/W R/W W R/W R/W W R/W R/W | | | | |
| NTE23 | INTE01 | 0070H | | ←bit Symbol |
| INTE23 | | | | ←Read/Write |
| INTE32 | | | | ←After reset |
| INTEST NOTSH RW W NOTSH NO | | | | 40 |
| INTEST NOTSH STATE STA | INTE23 | 0071H | | 710 |
| INTE45 | | | | , |
| INTE45 | | | | <u>'</u> |
| NTEST NTES | | | | 10 |
| INTEGO | INTE45 | 0072H | | 700 |
| INTEST O078H INTT IN | | | | \sim |
| INTE67 | | | | |
| NTEST NOTSH R/W W R/W W NOTST | | | | 10 |
| INTEST O074H INTT INTT | INTE67 | 0073H | | 7/ |
| INTEST NOTSH INTEST NOTSH NO | | | | š (// |
| INTET10 | | | | 5 |
| INTET32 | | | | MO |
| INTEST NOTSH | INTET10 | 0074H | | 100 |
| INTEST NOTSH INTEST INTEST NOTSH INTEST INT | | | | $\overline{}$ |
| INTET32 | \vdash | | | <u>'</u> |
| NTESO | | | | MO |
| INTEST O076H | INTET32 | 0075H | | VIO |
| INTEST NOTEST N | | | | |
| INTESS 175M2 175M9 175M0 174C 174M2 174M1 174M0 174M0 174M0 174M0 174M0 174M0 174M0 174M0 174M1 174M0 174M | | | | <u>'</u> |
| NTESO | | | | MO |
| NTESO | INTET54 | 0076H | | |
| INTESO | | | |) |
| INTESO | | | | |
| INTEST NOTEST N | | | | MO |
| NTES1 | INTES0 | 0077H | | |
| INTEST | | | | |
| INTES1 0078H ITX1C ITX1M2 ITX1M1 ITX1M0 IRX1C IRX1M2 IRX1M1 IRX1M0 R/W W R/W W W W W W W W W W | | | | |
| NTEAD | | | | MO |
| NTEAD | INTES1 | 0078H | | |
| INTEAD | | | |) |
| INTEAD | | | | |
| INTEAD 0079H R/W W W W W W W W W W | | 7 | | \Box |
| | INTEAD | 0079Н | | _ |
| IxxM2 | | | | |
| 0 0 0 Prohibits interrupt request. 0 0 1 Sets interrupt request level to "1". 0 1 0 Sets interrupt request level to "2". 0 1 1 Sets interrupt request level to "3". 1 0 0 Sets interrupt request level to "4". 1 0 1 Sets interrupt request level to "5". 1 1 0 Sets interrupt request level to "6". 1 1 1 Prohibits interrupt request. IxxC Function (Read) Function (Write) | | | | |
| 0 0 0 Prohibits interrupt request. 0 0 1 Sets interrupt request level to "1". 0 1 0 Sets interrupt request level to "2". 0 1 1 Sets interrupt request level to "3". 1 0 0 Sets interrupt request level to "4". 1 0 1 Sets interrupt request level to "5". 1 1 0 Sets interrupt request level to "6". 1 1 1 Prohibits interrupt request. IxxC Function (Read) Function (Write) | |)) | | |
| 0 0 0 Prohibits interrupt request. 0 0 1 Sets interrupt request level to "1". 0 1 0 Sets interrupt request level to "2". 0 1 1 Sets interrupt request level to "3". 1 0 0 Sets interrupt request level to "4". 1 0 1 Sets interrupt request level to "5". 1 1 0 Sets interrupt request level to "6". 1 1 1 Prohibits interrupt request. IxxC Function (Read) Function (Write) | 11/10 | | - i mi i | |
| 0 0 1 Sets interrupt request level to "1". 0 1 0 Sets interrupt request level to "2". 0 1 1 Sets interrupt request level to "3". 1 0 0 Sets interrupt request level to "4". 1 0 1 Sets interrupt request level to "5". 1 1 0 Sets interrupt request level to "6". 1 1 1 Prohibits interrupt request. IxxC Function (Read) Function (Write) | | | | |
| 0 1 0 Sets interrupt request level to "2". 0 1 1 1 Sets interrupt request level to "3". 1 0 0 0 Sets interrupt request level to "4". 1 0 1 Sets interrupt request level to "5". 1 1 0 Sets interrupt request level to "6". 1 1 1 Prohibits interrupt request. IxxC Function (Read) Function (Write) 0 Indicates no interrupt request. Clears interrupt request flag. | - | | The state of the s | |
| 0 1 1 Sets interrupt request level to "3". 1 0 0 0 Sets interrupt request level to "4". 1 0 1 Sets interrupt request level to "5". 1 1 0 Sets interrupt request level to "6". 1 1 1 Prohibits interrupt request. IxxC Function (Read) Function (Write) 0 Indicates no interrupt request. Clears interrupt request flag. | | _ | | |
| 1 0 0 Sets interrupt request level to "4". 1 0 1 Sets interrupt request level to "5". 1 1 0 Sets interrupt request level to "6". 1 1 1 Prohibits interrupt request. IXXC Function (Read) Function (Write) 0 Indicates no interrupt request. Clears interrupt request flag. | \ / | 1 | | |
| 1 0 1 Sets interrupt request level to "5". 1 1 0 Sets interrupt request level to "6". 1 1 1 Prohibits interrupt request. IXXC Function (Read) Function (Write) 0 Indicates no interrupt request. Clears interrupt request flag. | - | Ö | | |
| 1 1 1 Prohibits interrupt request. IxxC Function (Read) Function (Write) 0 Indicates no interrupt request. Clears interrupt request flag. | 1 | _ | 1 Sets interrupt request level to "5". | |
| IxxC Function (Read) Function (Write) 0 Indicates no interrupt request. Clears interrupt request flag. | 1 | 1 | 0 Sets interrupt request level to "6". | |
| 0 Indicates no interrupt request. Clears interrupt request flag. | 1 | 1 | 1 Prohibits interrupt request. | |
| 0 Indicates no interrupt request. Clears interrupt request flag. | IxxC | | Function (Read) Function (Write) | |
| | | Indica | | |
| | | | | |
| 1 Indicates interrupt request Don't care | 1 | Indica | tes interrupt request Don't care | |

(2) External interrupt control



Setting of External Interrupt Pin Functions

| Interrupt | Pin name | Mode | Setting method |
|--|----------|---------------------------|--|
| | | ¬∟ Falling edge | IIMC <nmiree> = 0</nmiree> |
| NMI | P34 | Rising and | IIMC <nmiree> = 1</nmiree> |
| | | falling edges | |
| INT0 | P50 | | $IIMC\langle IOLE\rangle = 0, \langle IOIE\rangle = 1$ |
| INTO | P30 | Level | IIMC <i0le> = 1, <i0ie> = 1</i0ie></i0le> |
| INT1 | P51 | _ √ Rising edge | IIMC <i1em>=0</i1em> |
| IINTI | 751 | ¬ \ _ Falling edge | IIMC <i1em> = 1</i1em> |
| INT2 | P52 | Rising edge | IIMC(2 E) ≠1 |
| INT3 | P53 | _√ Rising edge | IIMC <i3(e>=1</i3(e> |
| INITA | D72 | Rising edge | T4MOD < CAP12M1, 0 > = 0, 0 or 0, 1 or 1, 1 |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | → Falling edge | T4MOD <cap12m1, 0=""> = 1, 0</cap12m1,> |
| INT5 | P73 | Rising edge | |
| INT6 | P66 | Rising edge | IIMC <i6ie> = 1</i6ie> |
| INT7 | P35 | _√ Rising edge | IIMC<17(E) = 1 |

(3) High-speed μ DMA start vector

When the CPU reads the interrupt vector after accepting an interrupt, it simultaneously compares the interrupt vector with each channel's high-speed μDMA start vector (bits 4 to 8 of the interrupt vector). When both match, the interrupt is processed in μDMA mode for the channel whose value matched.

If the same vector is set as a high-speed μDMA start vector for two or more channels, the channel with the smallest number has the highest priority.

| | | | | μ DMA0 | Start Vector | r (read | l-modify-wr | ite is not po | ssible.) |
|---------|-------------|----------------|-----------------|----------------|-------------------|----------------|-----------------------|------------------|----------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | シ 1 | 0 |
| DMA0V | bit Symbol | | | | DMA0V8 | DMA0V7 | DMA0V6 | DMA0V5 | DMA0V4 |
| (007CH) | Read/Write | | | | | | W | | |
| | After reset | | | | 0 | (0// | \bigcirc \bigcirc | 0 (| 0 |
| | Function | When bits 4 to | 8 of the interr | upt vector mat | ch bits 0 to 4 of | DMA0V, high- | speed μDMA cl | hannel 0 is prod | essed. |
| · | | | | μDMA1 | Start Vector | r (read | d-modify-wi | rite is not po | ssible.) |
| | | 7 | 6 | 5 | 4.(| \\3 | 2 | | 0 |
| DMA1V | bit Symbol | | | | DMA1V8 | DMA1V7 | DMA1V6 | DMA1V5 | DMA1V4 |
| (007DH) | Read/Write | | | | | > | w((/ | // | |
| | After reset | | | 2 | 0 | 0 | Q | <u></u> | 0 |
| | Function | When bits 4 to | 8 of the interr | upt vector mat | ch bits 0 to 4 of | DMA0V, high- | speed μDMA cl | hannel 1 is prod | essed. |
| | | | | μDMA2 | Start Vecto | r (rea | d-modify-w | rite is not po | ssible.) |
| | | 7 | 6 | 5 | 4 | 3 | 2/ | 1 | 0 |
| DMA2V | bit Symbol | | 1 | 1 | DMA2V8 | DMA2V7 | DMA2V6 | DMA2V5 | DMA2V4 |
| (007EH) | Read/Write | | | | | (6) | W | | |
| | After reset | | (O) | \ | 0 < | 0 | 0 | 0 | 0 |
| | Function | When bits 4 to | 8 of the interr | upt vector mat | ch bits 0 to 4 of | f DMA0V, high- | speed µDMA c | hannel 2 is pro | cessed. |
| | | // / | | μ DMA3 | Start Vecto | r)) (read | d-modify-w | rite is not po | ssible.) |
| | | 7// | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DMA3V | bit Symbol | | | | DMA3V8 | DMA3V7 | DMA3V6 | DMA3V5 | DMA3V4 |
| (007FH) | Read/Write | \rangle | | | | | W | | |
| | After reset | | | \wedge | 0 | 0 | 0 | 0 | 0 |
| | Function | When bits 4 to | 8 of the interr | upt vector mat | ch bits 0 to 4 of | f DMA0V, high- | speed µDMA c | hannel 3 is pro | cessed. |

(4) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently of each other. Therefore, if the instruction used to clear an interrupt request flag of an interrupt is fetched before the interrupt is generated, it is possible that the CPU might execute the fetched instruction to clear the interrupt request flag while reading the interrupt vector after accepting the interrupt. If so, the CPU would read the default vector 00A0H and start the interrupt processing from the address 80A0H.

To avoid this, make sure that the instruction used to clear the interrupt request flag comes after the DI instruction.

3.4 Standby Function

When the HALT instruction is executed, the TMP96C031Z enters RUN, IDLE, or STOP mode depending on the contents of the HALT mode setting register.

(1) RUN: Only the CPU halts; power consumption remains unchanged.

(2) IDLE : Only the built-in oscillator operates, while all other built-in circuits halt. Power consumption is reduced to 1/10 or less than that during normal operation.

(3) STOP: All internal circuits including the built-in oscillator halt. This greatly reduces power consumption.

The states of the port pins in STOP mode can be set as listed in Table 3.4 (1) using the I/O register WDMOD<DRVE> bit.

| | | | | | \ ' / | | _ \ | \sim $//\sim$ | 1 |
|---------|-------------|--------|------------------------|------------|-------------------------|------------|---------------|-----------------------|-----------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 79/) | 0 |
| WDMOD | bit Symbol | WDTE | WDTP1 | WDTP0 | WARM | HALTM1 | HALTM0 | RESCR | DRVE |
| (005CH) | Read/Write | | | 4(| R/ | W | | | |
| | After reset | 1 | 0 | 0 | 0 | 0 | 00 | 0 | 0 |
| | | 1:WDT | 00 : 2 ¹⁶ / | /fc | Warming | Standby mo | ode) | 1 : Connects | 1 : Drive |
| | | Enable | 01:218 | (fc | up time | 00 : RU | V mode | watchdog | pin even |
| | Function | | 10:220 | fc | 0: 2 ¹⁶ /fc | 01:STC | P mode | timer | in STOP |
| | | | 11: 222 | vfc | 1: 2 ¹⁸ / fc | 10 : IDL | E mode | · — | mode. |
| | | | . \\ | ction time | | 11 : Dor | n't care | RESET pin internally. | |

When STOP mode is released by other than a reset, the system clock output starts after allowing some time for warming up set by the warming-up counter for stabilizing the built-in oscillator. (Same for external oscillator.) To release STOP mode by a reset, it is necessary to allow a reset time long enough to allow the oscillator to stabilize.

To release standby mode, a reset or an interrupt is used. To release IDLE or STOP mode, only an interrupt by the $\overline{\text{NMI}}$ or INT0 pin, or a reset can be used. The details are described below.

Note: Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Standby Release by Interrupt

| Interrupt level | Interrupt mask (IFF2 to 0) ≦ interrupt request level | Interrupt mask (IFF2 to 0) >interrupt request level |
|-----------------|---|---|
| Standby mode | | |
| RUN | Can be released by any interrupt. After standby mode is released, interrupt processing starts. | Can only be released by INTO pin. Processing resumes from address next to HALT instruction. |
| IDLE | Can only be released by NMI or INTO pin. After standby mode is released, interrupt processing starts. | |
| STOP | 1 | 1 |

Note: When releasing standby by setting INTO to high in level input mode, keep it high until interrupt processing starts. If the level drops to low, interrupt processing cannot be started correctly.



2003-03-31

Table 3.4 (1) Pin states in STOP mode

| Pin name | I/O | DRVE = 0 | DRVE = 1 |
|-------------------------|---------------------------------------|----------------------|---------------------------|
| AD0 to AD7 | AD0 to 7 | - < | _ |
| AD8 to AD15 | AD8 to 15 A8 to 15 | - | 出力 |
| P20 to P27 | Input mode Output mode / A16 to 23 | PD* PD* | PD Output |
| P30 to P33 | Input mode Output mode | PU* | PU Output |
| P34 (R/W/NMI) | Input mode Output mode NMI | PU* PU* Input | PU Output Input |
| P35 (RAS/INT7) | Input mode Output mode RAS | PU* PU* Output | PU Output Output |
| P40 to P42 (CSO to CS2) | Output | PU* | Output |
| P43 (CS3/CAS) | Output CAS | PU* Output | Output Output |
| P50 (AN0/INT0) | Input INT0 | - Input | Input Input |
| P51 to P53 | Input | (7)/ | Input |
| P60 to P66 | Input mode Output mode | | Input Output |
| P67 (PG13/WDTOUT) | Input mode Output mode WDTOUT | - Output | Input Output Output |
| P70 to P76 | Input mode Output mode | - | Input Output |
| ALE | Output | "0" | "0" |
| CLK | Output | - | "1" |
| RESET | Input | Input | Input |
| WR | Output | _ | "1" Output |
| RD | Output | _ | "1" Output |
| AM8/16 | Input | Input | Input |
| X1 < | Input | _ | _ |
| X2 🔨 | Output | "1" | "1" |

Input for input mode/input pin is invalid; output mode/output pin is at high impedance.

Input: Input enable state

Input : Input gate in operation. Fix input voltage to 0 or 1 so that input pin stays constant.

Output: Output state
PU: Programmab

₽D

Programmable pull-up pin. Fix the pin to avoid through current since the input gate operates when a

pull-up resistor is not set.

: Programmable pull-down pin. Fix the pin like a pull-up pin when a pull-down resistor is not set.

: Input gate disable state. No through current even if the pin is set to high impedance.

Note: Port registers are used for controlling programmable pull-up/pull-down. If a pin is also used for an output function (eg, TO1) and the output function is specified, whether pull-up or pull-down is selected depends on the output function data. If a pin is also used for an input function, whether pull-up or pull-down is selected depends on the port register setting value only.

3.5 Port Functions

The input/output ports of the TMP96C031Z consist of a total of 37 bits.

In addition to general purpose input/output port functions, these port pins also function as input/outputs for internal CPU and built-in I/O. Table 3.5 (1) shows the function of each port pin.

Table 3.5 (1) Port Function

(R: ↑ = With programmable pull-up resistor
... = With programmable pull-down resistor

| Port name | Pin name | Number of pins | Direction | R | Direction setting unit | Pin name for built-in function |
|-----------|------------|-------------------|------------------|--------------------|------------------------|--------------------------------|
| Port2 | P20 to P27 | 8 | Input / Output | \downarrow | Bit\ | A0 to A7/A16 to A23 |
| Port3 | P30 | 1 | Input / Output | 1 | Bit | TO5/HWR |
| | P31 | 1 | Input/Output | Ì | (/Bit\ | TI0/WAIT |
| | P32 | 1 | Input/Output | Ì | (Bit) | BUSRQ |
| | P33 | 1 | Input / Output | 1 | Bit | BUSAK |
| | P34 | 1 | Input/Output | 1 | Bit | R/W/NMI |
| | P35 | 1 | Input / Output | $ \uparrow\rangle$ | Bit | RAS/INT7 |
| Port4 | P40 | 1 | Output | 1 | (Fixed) | <u>cso</u> |
| | P41 | 1 | Output | 1 | (Fixed) | CS1 |
| | P42 | 1 | Output | \downarrow | (Fixed) | (CS2) |
| | P43 | 1 | Output | 1 | (Fixed) | CS3/CAS |
| Port5 | P50 to P53 | 4 | Input | - | (Fixed) | INT0 to INT3 / AN0 to AN3 |
| Port6 | P60 | 1 | Input / Output | - | Bit | PG00/TxD0 |
| | P61 | 1 | Input/Output | - | Bit | PG01/RxD0 |
| | P62 | 1 / | Input/Output | - | ∧ Bit | PG02/CTS0 |
| | P63 | 1 (| Input / Output | _ ا | Bit | PG03/RFSH |
| | P64 | 1 | Input / Output | - \ | Bit | PG10 |
| | P65 | (1/7/ | Input / Output | <u> </u> | Bit | PG11 |
| | P66 | 1// |) Input / Output | | Bit | PG12/INT6 |
| | P67 |) 1 | Input / Output | 77. | Bit | PG13/WDTOUT |
| Port7 | P70 | 7 | Input / Output | | Bit | TO1/TO4 |
| | P71 | (1 | Input/Output | - | Bit | TO3/DMUX |
| | P72 | <u>\</u> 1 | Input/Output | >- | Bit | INT4/TI4 |
| | P73 | 1 | Input / Output | - | Bit | INT5/TI5 |
| | P74 | 1 | Input / Output | - | Bit | TxD1 |
| | P75 | 1 | Input / Output | - | Bit | RxD1 |
| | P76 | 1 | Input / Output | - | Bit | SCLK1 |

3.5.1 Programmable Pull-up/Pull-down

PORT2 has a built-in pull-down resistor and PORT3 and PORT4 have a built-in pull-up resistor. Normally, their load can be turned on or off from software by setting the value of the output latch (registers P2, P3, and P4) during input mode. They can also be set in stand-by (STOP) mode and the load can be turned on or off when the immediately preceding setting is the value of output latch in input mode or is the value of output data in output mode.

Table 3.5 (2) lists the I/O port setting.

Table 3.5 (2) I/O Port Setting (1/2)

| | | | I/O REGISTER | | | | |
|--------|----------|---------------------------------------|----------------|---------------|-------------------------------|---------------|-------|
| Port | PIN NAME | PORT (I/O) or Function | Pn | PnCR | PnFC | PnCRL / PnCRH | |
| | | | | | | PnnC1 | PnnC0 |
| Port 2 | P2 (0:7) | Input Port (without Pull-down) | 1 | 0 | 0 | _ | - |
| | | Input Port (with Pull-down) | 0 | 0 | 7 _0 | - | - |
| | | Output Port | X 🔷 | 1 | 0 | _ | _ |
| | | A (16:23) Output | Х | | <u> </u> | _ | _ |
| Port 3 | P3 (0:5) | Input Port (without Pull-up) | 0 (| <u> </u> | _ | 0 | 0 |
| | | Input Port (with Pull-up) | 1 | (-) | _ | 0 | 0 |
| | | Output Port | X |) | _ | 0 | 1 |
| | P30 | TO5Output | X | <u> </u> | | | 0 |
| | | HWROutput | X | _ | - ^ | 1 | 1 |
| | P31 | TIO Input (without Pull-up) | 0, | _ | -14 | 0 | 0 |
| | | TIO Input (with Pull-up) | (/ j) | - < | (-() | 0 | 0 |
| | | WAIT Input (without Pull-up) | | - | 7-70 | //0) | 0 |
| | | WAIT Input (with Pull-up) | 1 | - | \ <u>-</u> \ | 0 | 0 |
| | P32 | BUSRQ Input (without Pull-up) | 0 | -((| \ <u>\</u> | 1 | 0 |
| | | BUSRQ Input (with Pull-up) | 1 | - | $\langle \rightarrow \rangle$ | 1 | 0 |
| | P33 | BUSAK Output | Х | (=) | 2 | 1 | 0 |
| | P34 | NMI Input (without Pull-up) | 0 | $((7/\langle$ | _ | 1 | 0 |
| | | NMI Input (with Pull-up) | 1 | | / - | 1 | 0 |
| | | R/W Output | X | | _ | 1 | 1 |
| | P35 | RAS Output | X | \ \ - | _ | 1 | 0 |
| | | INT7 Input (Note 1) (without Pull-up) | 0 | //- | _ | 0 | 0 |
| | | INT7 Input (Note 1) (with Pull-up) | 1 | / - | _ | 0 | 0 |
| Port 4 | P4 (0:3) | Output Port | X | _ | 0 | _ | ı |
| | P40 | CSO Output | Х | _ | 1 | - | _ |
| | P41 | CS1 Output | X / & | _ | 1 | _ | _ |
| | P42 | CS2 Output | \searrow_{X} | - | 1 | - | ı |
| | P43 | CS3/CAS Output (Note 2) | X | - | 1 | - | ı |
| Port 5 | P5 (0:3) | Input Port | Х | - | _ | _ | ı |
| | | AN (0:3) Input (Note 3) | Х | _ | _ | _ | - |
| | | INTO to 3 Input (Note 1) | Х | - | _ | _ | ı |
| Port 6 | P6 (0:7) | Input Port | Х | - | _ | 0 | 0 |
| | | Output Port | Х | - | _ | 0 | 1 |
| | | PGnnOutput | Х | _ | _ | 1 | 0 |
| | P60 | TXD0Output | Х | _ | _ | 1 | 1 |
| | P61 | RXD0 Input | Х | - | _ | 0 | 0 |
| | P62 | CTS0 Input | Х | _ | _ | 0 | 0 |
| | P63 | RFSH Output | Х | _ | _ | 1 | 1 |
| | P66 | INT6 Input (Note 1) | Х | _ | _ | 0 | 0 |
| | P67 | WDTOUT Output | Х | - | _ | 1 | 1 |

Table 3.5 (2) I/O Port Setting (2/2)

| | | | I/O REGISTER | | | | | |
|--------|----------|---------------------------|---------------|---|-------------------|---------------|-------|--|
| Port | PIN NAME | PORT (I/O) or Function | Pn | PnCR | PnFC | PnCRL / PnCRH | | |
| | | | | | | PnnC1 | PnnC0 | |
| Port 7 | P7 (0:6) | Input Port | Х | - (| | 0 | 0 | |
| | | Output Port | Х | fO | / _{\^} - | 0 | 1 | |
| | P70 | TO1 Output | x < | $\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$ |))- | 1 | 0 | |
| | | TO4 Output | X | 7// | <i></i> | 1 | 1 | |
| | P71 | TO3 Output | х (| (-/) | _ | 1 | 0 | |
| | | DMUX Output | X \ | | _ | 1 | 1 | |
| | P72 | INT4 / TI4 Input (Note 1) | (X) |)' | _ | 6 | 0 | |
| | P73 | INT5 / TI5 Input (Note 1) | ⟨√x) | \\\ - | - ^ | 0 | 0 | |
| | P74 | TXD1 Output | X | _ | - 🔿 | 7 | 0 | |
| | P75 | RXD1 Input | // X / | _ | 1 | 9 | 0 | |
| | P76 | SCLK1 Input | (/ x) | - 🔷 | | 0 | 0 | |
| | | SCLK1 Output | × | _ | 7-1 | //1// | 0 | |

Note 1: When these pins are used as INT0 to 7 pins, set IIMCn register.

Note 2: The function of P43 (CS3/CAS) is selected using CS/WAIT control register B3CS < B3CAS >.

Note 3: When P5 (0 : 3) are used as input channels of the A/D converter, channels are selected using

ADMOD<ADCHn>.

X : Don't care
Pn : Port register
PnCR : Port control register
PnFC : Port function register

- : No register
PnCRL : Port control register L
PnCRH : Port control registerH

PnnC1, PnnC0 : Bit Symbol

3.5.2 Bus release function

The pull-up/down function explained in section 3.5.1 is also used to stabilize bus control signal at bus release.

Table 3.5 (3) shows pin states at bus release ($\overline{BUSAK} = 0$).

Table 3.5 (3) Pin states as bus release

| Pin name | Pin states as bus release | | | | |
|--|--|---|--|--|--|
| rin name | Port mode | Function mode | | | |
| AD0 to AD15 AD0 to AD7 (A8 to A15) | _ | Becomes high impedance. | | | |
| P20 to P27 (A16 to 23) | No status change. (Does not become high impedance.) | First sets all bits to low, then sets output buffer to off. Internal pull-down is added regardless of output latch value. | | | |
| RD WR | - | First sets all bits to high, then sets them to high impedance. | | | |
| P30 (HWR) P34 (R/W) | No status change. (Does not become high impedance.) | First sets all bits to high, then sets output buffer to off. Internal pull-up is added regardless of output latch value. | | | |
| P40 (CS0) P41 (CS1) P42 (CS2) P43 (CS3) | No status change. (Does not become high impedance.) | First sets all bits to high, then sets output buffer to off. Internal pull-up is added regardless of output latch value. | | | |
| P71 (DMUX) | No status change. (Does not become high impedance.) | First sets all bits to high, then sets them to high impedance. | | | |
| P63 (RFSH) | No status change. (Does not become high impedance.) | No status change. (Does not become high impedance.) | | | |
| P35 (<u>RAS)</u> P43 (CAS) | No status change. (Does not become high impedance.) | No status change. (Does not become high impedance.) | | | |

Figure 3.5 (1) shows the external bus interface when the bus release function is in use. The internal I/O of this device cannot be accessed when the bus is released.







Figure 3.5 (1) External bus interface example when bus release function is in use



3.5.3 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose I/O port. I/O can be set on bit basis using the control register P2CR and function register P2FC. Resetting resets all bits of output latch P2, control register P2CR and function register P2FC to 0. It also sets Port 2 to input mode and connects a pull-down resistor.

In addition to functioning as a general-purpose I/O port, Port 2 also functions as an address bus (A16 to 23).




Port 2 Register 7 6 5 4 3 2 1 0 P22 P20 P27 P26 P25 P24 P23 <P21 bit Symbol P2 Read/Write (0006H) R/W Input mode (Pull-down) After reset 0 0 0 0 0 0 0 Port 2 Control Register 7 6 5 4 3 2 1 0 P2CR P27C P26C P25C P21C P20C P24C P23C P22C bit Symbol (0008H)Read/Write W After reset 0 0 0 0 0 0 Function << Pair P2CR with P2FC. See P2FC below.>> Port 2 Function Register 7 6 5 4 3 2 0 P2FC P27F P26F P25F P23F P22E P21F P20F bit Symbol P24F (0009H)Read/Write W After reset 0 0 0 0. 0 0 **Function** P2FC/P2CR = 00: IN, 01: OUT, 10: -, 11: A23 to 16 Note: When using as an address bus, set P2CR first, then P2FC. ➤ Port 2 function setting P2FC<P2XF> 1 <P2XC> Read-modify-write is prohibited for registers 0 Input P2CR and P2FC. Read-modify-write is address bus 1 Output prohibited for (A23 to 16) controlling ON/OFF of Note: <P2XF> is bit X in register P2FC; <P2XC>; in register P2CR. the pull-down resistor for register P2.

Figure 3.5 (3) Registers for Port 2

3.5.4 Port 3 (P30 to P35)

Port 3 is a 6-bit general-purpose I/O port. I/O can be set bit by bit using control registers P3CRL and P3CRH. Resetting sets all bits of P3 to 0; P30 to P35 to input mode and connects a pull-up resistor. In addition to functioning as a general-purpose I/O port, port 3 is also used for CPU control/status signal, interrupt input, and timer I/O.








Figure 3.5 (5) Port 3 (P31, P32)



(1) $P34 / \overline{NMI} / R / \overline{W}$

P34 is a general-purpose I/O port, shared with a non-maskable interrupt input pin (\overline{NMI}) . The \overline{NMI} pin is selected by the control register P3CRH < P34C1,P34C0 > .By setting < P34C1,P34C0 > = <0,0>, it turns to the \overline{NMI} input pin. Since the \overline{NMI} pin is specified only once, the \overline{NMI} pin cannot be switched to the general-purpose port. The <P34C1,P34C0> should be initialized to "0" by resetting in order to switch to the general-purpose I/O port mode. Port3 register (P34) is set to be "1" When the pull-up resistor is attached.



| | | | | Poi | rt 3 Register | • | | | | |
|---------|-------------|--|--------|---|---------------------------------------|--|-------|--|-------|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Р3 | bit Symbol | | | P35 | P34 | P33 | P32 | ₹ P31 | P30 | |
| (0007H) | Read/Write | | | : | | R/ | W | | | |
| | After reset | | | | Input mode | (Pulled-up) | | (()> | | |
| | | | | 1 | 1 | 1 | 1 / | | 1 | |
| | | | | Port 3 Cont | trol Register | ·L | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| P3CRL | bit Symbol | P33C1 | P33C0 | P32C1 | P32C0 | P31C1 | P31C0 |) P30C1 | P30C0 | |
| (000AH) | Read/Write | v | V | ٧ | v | (v | V / | w (| | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 46 | |
| | Function | 00: PORT i 01: PORT i 10: BUSAk 11: — | output | 00: PORT ii 01: PORT c 10: BUSRQ 11: — | utput | 00: PORTI 01: PORT o 10: — | · · | 00: PORT 01: PORT 10: TO5 11: HWR | ~ \ \ | |
| | | | | Port 3 Cont | trol Register | .H | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 (// | / / / / 1 | 0 | |
| P3CRH | bit Symbol | RDEN | | To the second | | P35C1 | P35C0 | P34C1 | P34C0 | |
| (000BH) | Read/Write | W | | | | << v | v \\\ | V | V | |
| | After reset | 0 | | | \ \ | 0 | 9// | 0 | 0 | |
| | Function | 1: pseudo SRAM EN | ((| , <u> </u> | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | 00: PORT i 01: PORT o 10: RAS 11: | • | 00: PORT i 01: PORT o 10: NMI 11: R/W | • | |

P3CR and P3FC.

· Read-modify-write is prohibited for controlling ON/OFF of the pull-up resistor for register P3.

RD output only when externally accessed Always RD output (for pseudo SRAM)

Setting P3CRH<RDEN> to 1 outputs RD strobe (for pseudo static RAM) even when accessing the internal address area. Resetting to 0 outputs RD strobe only when the external area is accessed.


Figure 3.5 (8) Port 3 registers

There is no port/function switch register for pin P31 (TIO/WAIT). For example, if pin P31 is used as an input port, data are input to 8-bit timer 0. If pin P31 is used as the WAIT pin, set P3CRL < P31C1,0) > to 00, and bits 3 and 2 < BXW1,0 > in the chip select/wait control register to 10.

If pin P35 (RAS/INT7) is used as the INT7 pin, set P3CRH<P35C1,0) to 00 and I1MC1<171E> to 1.

3.5.5 Port 4 (P40 to P43)

Port 4 is a 4-bit output dedicated port. Port 4 is also used for chip select CS0-CS3 outputs and column address strobe \overline{CAS} ($\overline{CS3}$ only) output. To select the function to be used, use function register P4FC. Resetting sets the output register for P40, P41, and P42 to 1; the output register for P42 to 0; all bits in the function register to 0. P40, P41, and P43 are set to output ports for outputting 1; P42 to output port for outputting 0.






Figure 3.5 (10) Port 4 (P42)

| | | | | Por | t 4 Register | | | | | | | |
|---------|-------------|---------|------|-------------|-----------------------|------|------|------|------|--|--|--|
| | | 7 | 6 | (5) | 4 | 3 | 2// | 1 | 0 | | | |
| P4 | bit Symbol | | | | | P43 | P42 | P41 | P40 | | | |
| (000CH) | Read/Write | | ((| \sim | R/W | | | | | | | |
| | After reset | et | | | Output mode (Pull-up) | | | | | | | |
| | | | (7/4 | \ | | | 0 | 1 | 1 | | | |
| ' | | | | Port 4 Func | tion Registe | | | | | | | |
| | | 7/ | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| P4FC | bit Symbol | BUS WDT | | | 7/ | P43F | P42F | P41F | P40F | | | |
| (0010H) | Read/Write | w i | V | | | | V | 1 | | | | |

Explained in section 3.12, Watchdog timer.

P4FC is disabled for read-modify-write.

Note: To select the function to be used for P43, use the B3CS register for the chip select / wait controller.

Figure 3.5 (10) Registers for Port 4

2003-03-31

3.5.6 Port 5 (P50 to P53)

Port 5 is a 4-bit input dedicated port which is also used as for analog inputs or external interrupts.




Figure 3.5 (11) Port 5 (P50, P51, P52, P53)

Port 5 Register

7 6 5 4 3 2 1 0

P5 (000DH)
Read/Write R
After reset Input mode

Note: There is no input switch register for AN0 to 3 / INT0 to 3; data are input to both. When port 5 is used for INT0 to 3, set interrupt input mode control registers 0 and 1, IIMC0 and 1<101E to 131E>, to 1.

When port 5 is used as the input channel for the A/D converter, set the A/D converter mode register, ADMOD.

Figure 3.5 (12) Register for Port 5

3.5.7 Port 6 (P60 to P67)

Port 6 is an 8-bit port. I/O can be set bit by bit. In addition to functioning as an I/O port, pins P60 to P67 function as follows:

P60 to P63 / P64 to P67: pattern generate PG0 / PG1 output

P60: serial channel TxD0 output pin and programmable open drain function

P61: serial channel RxD0 input pin

P62: serial channel CTSO input pin

P63: DRAM controller refresh signal out

P66: external interrupt request input INT6 pin

P67: watchdog timer WDT output pin. Set using port 6 control registers, P6CRL and P6CRH.

Resetting sets control registers P6CRL and P6CRH to 0; all bits to input mode.




Figure 3.5 (13) Port 6 (P60, P67)




Figure 3.5 (14) Port 6 (P61, P62, P66)




Figure 3.5 (15) Port 6 (P63, P64, P65)

Port 6 Register

P6 (0012H)

| | 7 | 6 | 5 | 4 | 3 | 2 | | 0 | | | | | |
|-------------|-----|--|-----|-----|-----|-----|-------|-----|--|--|--|--|--|
| bit Symbol | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | | | | | |
| Read/Write | | R/W | | | | | | | | | | | |
| After reset | | Input mode (Output latch register is set to "1") | | | | | | | | | | | |
| | 1 | 1 | 1 | 1 | 1 | | V(1)) | 1 | | | | | |

Port 6 Control Register L

P6CRL (0014H)

| | | 7 | | 6 | 5 | 4 | 3 | 2 1 | 0_ | | |
|---|-------------|----------|-------|-------|-------------|---------|-----------------|-------------|------------|--|--|
| | bit Symbol | P63C1 | F | P63C0 | P62C1 | P62C0 | P61C1 P6 | 1C0 P60C1 | P60C0 | | |
|) | Read/Write | | W | | ٧ | V | W | V | N. | | |
| | After reset | 0 | | 0 | 0 | 0 | (07/\) | 6 0 | 0 | | |
| | | 00: PORT | input | t | 00: PORT ir | put | 00: PORT input | 00: PORT in | nput / | | |
| | Function | 01: PORT | outp | ut | 01: PORT o | utput (| 01: PORT output | 01: PORT o | utput | | |
| | | 10: PG03 | | | 10: PG02 | | 10: PG01 | 10: PG00 | \Diamond | | |
| | | 11: RFSH | | | 11: — | 4 | 11:> | 11: TXD0 | | | |
| | | | | | | | | | | | |

Port 6 Control Register H

P6CRH (0016H)

| | | 7 | 6 | 5 🗸 🤇 | 4 | 3/ | 2 | | 0 | |
|---|-------------|-------------|---------|--------------|-------|------------|--------|-----------------|-------|--|
| | bit Symbol | P67C1 | P67C0 | P66C1 | P66C0 | P65C1 | P65C0 | P64C1 | P64C0 | |
|) | Read/Write | ٧ | V | (w | | 7 | N | w | | |
| | After reset | 1 | 1 | | 0 | 0 | 0 | 0 | 0 | |
| | | 00: PORT ir | nput ((| 00: PORT inp | ut | 00: PORT i | nput | 00: PORT input | | |
| | Function | 01: PORT o | utput | 01: PORT out | put | 01: PORT o | output | 01: PORT output | | |
| | | 10: PG13 | | 10: PG12 | | 10: PG11 | • | 10: PG10 | | |
| | | 11: WDTO |) JT | 1:— | | 11:-> | | 11: — | | |

Read-modify-write is prohibited for registers P6CR and P6FC.


Note: To set the TXD0 pin to open drain output, write 1 in bit 0 < ODE0 > in the ODE register.

There is no port/function switch register for pin P61/RXD0. If pin P61 is used as an input port, data are input as serial receive data to SIO. When pin P66/PG12/INT6 is used for INT6, set P6CRH < P66C1,0 > to 00 and IIMC1 < 161E > to 1.

Figure 3.5 (16) Registers for Port 6

3.5.8 Port 7 (P70 to P76)

Port 7 is a 7-bit general-purpose I/O port. I/O can be set bit by bit using control registers P7CRL and P7CRH. Resetting sets all bits in P7 to 1; control registers P7CRL and P7CRH to 0; P70 to P76 to input mode. In addition to functioning as a general-purpose I/O port, port 7 functions as follows: interrupt input, timer I/O, DRAM address multiplex, serial channel send/receive (TXD1 and RXD1), and transfer clock input (SCLK1) pin.






Figure 3.5 (18) Port 7 (P72, P73, P75)





Figure 3.5 (19) Port 7 (P74)



Port 7 Register

P7 (0013H)

| | | 7 | 6 | 5 | 4 | 3 | 2 | ~! | 0 | | | | | |
|----|-------------|---|-----|--|-----|-----|--------------|-------|-----|--|--|--|--|--|
| | bit Symbol | | P76 | P75 | P74 | P73 | P72 | P71 | P70 | | | | | |
| I) | Read/Write | | | R/W | | | | | | | | | | |
| | After reset | | | Input mode (Output register is set to "1") | | | | | | | | | | |
| | | | 1 | 1 | 1 | 1 | <u>~</u> 1 (| ((//1 | 1 | | | | | |

Port 7 Control Register L

P7CRL (0015H)

| | 7 | 6 | 5 | 4 | 3 | 2 |)) 1 | 0 |
|-------------|--------|-------|-------|-------|----------|-----------------------------------|---------|-----------------|
| bit Symbol | P73C1 | P73C0 | P72C1 | P72C0 | P71C1 (| P71C0 | P70C1 | P70C0 |
| Read/Write | v | V | ٧ | V | ₹ V | V | | w\d() |
| After reset | et 0 0 | | 0 0 | | 977 | , o | 0 | 6 |
| Function | | | | ' | | 00: PORT input 01: PORT output | | input output |
| | 10: — | | 10: — | | 10: TO3 | | 10: TO1 | |
| | 11: — | | 11:- | | 11: DMUX | | 11: 704 |) |

Port 7 Control Register H

P7CRH (0017H)

| | / | 7 | 6 | 5 📈 | 4 | 3/ | 2 | 1 0 | | |
|---|-------------|---|---|---------------------------------|----------|--------------------------|-------|-----------------------------------|-------|--|
| | bit Symbol | | | P76C1 F | 276C0 | P75C1 | P75C0 | P74C1 | P74C0 | |
|) | Read/Write | | | (W) | <u> </u> | | W | w | | |
| | After reset | | | | 0 | 0 | 0 | 0 | 0 | |
| | Function | | | 00: PORT input 01: PORT outp | | 00: PORT i 01: PORT o | • | 00: PORT input 01: PORT output | | |
| | | | | 10: SCLK1 | | | > | 10: TxD1 | | |
| | | | |)1:— | | 11: | | 11: — | | |

Read-modify-write is prohibited for registers P7CR and P7FC.

Note: To set the TxD1 pin to open drain output, write 1 in the 1<ODE1> in the ODE register.

There is no port/function switch register for pin P75/RXD1. If pin P75 is used as an input port, data are input as serial receive data to SIO. There is no port/function switch register for pin P72 / T14 / INT4 or pin P73 / T15 / INT5. If pin P72 or P73 is used as an input port, data are input to the 16-bit timer. When pin P72 / P73 is used for INT4/5, set P7CRL < P72C1, 0 > < P73C1,0 > to 00 and IIMC0 < I4IE > / IIMC1 < I5IE > to 1.

Figure 3.5 (21) Registers for Port 7

3.6 Chip Select / Wait Control

TMP96C031Z has a built-in chip select / wait controller used to control chip select ($\overline{CS0}$ to $\overline{CS3}$ pins), wait (\overline{WAIT} pin), and data bus size (8 or 16 bits) for any of the four block address areas.

The select pin $(AM8/\overline{16})$ is used to select the width of the external data bus. (See section 3.1.2, External data bus width select pin.)

3.6.1 Control Registers

Figure 3.6.(1) shows control registers.

The block address area is controlled by the corresponding CS/wait control register (B0CS, B1CS, B2CS, B3CS) and start address register/address mask register (explained in section 3.6.2, Address area).

Registers can be written to only when the CPU is in system mode. The reason is that the settings of these registers have an important effect on the system.



| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|-------------|-------------------------|------------|--------------------|----------|--|----------|----------|--------------|
| BOCS | bit Symbol | B0E | BOSYS | B0ARE | B0BUS | B0W1 | B0W0 | BEXW1 | BEXW0 |
| (0068H) | Read/Write | | | | W | / | | 7/ | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | 0: CS0 | 1: SYSTEM | 0: 7F00H | 0: 16BIT | 00: 2W | AIT | 00: 2W | 'AIT |
| | | DIS | ONLY | to 7FFFH | 1: 8BIT | 01: 1W | AIT | 01: 1W | 'AIT |
| | Function | 1: CS0 | | 1: address | | 10: 1W | | : / / | 'AIT + n |
| | | EN | | area | | 11: 0W | AIT | 11: 0W | 'AIT |
| | | | | specifi- | | (| | | |
| | | | | cation | | - | | | : |
| B1CS | bit Symbol | B1E | B1SYS | B1ARE | B1BUS | B1W1 | B1W0 | | |
| (0069H) | Read/Write | | : | | N | (4) | <u> </u> | 4 | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | | 0: CS1 | | 0: 80H | (| (// 5) . | \wedge | | \sim |
| | F | DIS | 1 | to 7FFFH | | | | 70 | (\nearrow) |
| | Function | 1: CS1 EN | | 1: address area | | | | 7// | |
| | | LIN | | specifi- | | | | | |
| | | | l | cation | |) I | | (D) | |
| B2CS | bit Symbol | B2E | B2SYS | B2ARE | B2BUS | B2W1 | B2W0 | | |
| (006AH) | Read/Write | | | | N | | (//) | | |
| (000, 111) | After reset | 1 | 0 | 10 | 0 | 0 | 0 | | |
| | | 0: CS2 | | 0: 8000H | ` | $(\langle \cdot \rangle)$ | 7/ | | |
| | | DIS | A (| to 3FFFFFH | A | | | | |
| | Function | 1: CS2 | | 1: address | | | | <u> </u> | <u> </u> |
| | | EN | | area | | | / | | |
| | | | (((| specifi- | | | | | |
| | | | | cation | 15 | 7/ | | | |
| B3CS | bit Symbol | B3E (| B3SYS | B3ARE | B3BUS | B3W1 | B3W0 | B3CAS | SRFC |
| (006BH) | Read/Write | | | . / | W | $\stackrel{\hspace{0.1cm} \longleftarrow}{}$ | | | |
| | After reset | 0) | 0 | 0 (| (//0\) | 0 | 0 | 0 | 1 |
| | | 0: CS3/ | 7 | 0: Un- | | | | 0: CS3 | 0: Self |
| | | CAS DI | 1 | defined | . 1 | 1 | | output | refresh |
| | Function | 1: CS3/ | | 1: address | _/ | | | 1: CAS/ | execu- |
| | | CAS EN | | area | | | | output | tion |
| | 1 | 7 | | specifi- | | | | | 1: Release |
| | | | : (7 | cation | : | | | : | : |

Figure 3.6 (1) Chip select / Wait control register

(1) Enable

Control register bit 7 (B0E, B1E, B2E, and B3E) is a master bit used to specify enable "1" / disable "0" of the setting.

Resetting sets B0E, B1E, and B3E to disable "0" and B2E to enable "1".

(2) System only specification

Control resgister bit 6 (B0SYS, B1SYS, B2SYS, and B3SYS) is used to specify enable / disable of the setting depending on the CPU operating mode (system or normal). Setting this bit to 0 enables setting (Address space for $\overline{\text{CS}}$, Wait state, Bus size, etc.) regardless of the CPU operating mode; setting it to 1 enables setting in system mode but disables setting in normal mode.

Resetting clears bit 6 to 0.

Bit 6 is mainly used when external memory data should not be accessed in normal mode (ie, for system mode only memory data for the operating system).

(3) Address area specification

Control register bit 5 (B0ARE, B1ARE, B2ARE, B3ARE) is used to specify the target address space. When this bit is set to "0" after reset, \overline{CSO} is set to addresses 7F00H to 7FFFH, $\overline{CS1}$ is set to address 80H to 7FFFH, and $\overline{CS2}$ is set to addresses 8000H to 3FFFFH. $\overline{CS3}$ is undefined. (See 3.6.3 Default Address Space Specification.) When this bit is set to "1", the target address space is the address space specified by the memory start address register MSAR and memory start address mask register MAMR. (See 3.6.2 Address Space Specification.)

(4) Data bus width select

Control register bit 4 (B0BUS, B1BUS, B2BUS, B3BUS) is used to specify the data bus width. When this bit is set to "0", memory is accessed in 16-bit data bus mode. When this bit is set to "1", memory is accessed in 8-bit data bus mode. However, this bit is valid only in 16-bit bus mode (AM8/ $\overline{16}$ pin = "0"). In 8-bit bus mode (AM8/ $\overline{16}$ pin = "1"), all address space is accessed in 8-bit data bus mode regardless of the value of this bit. (See 3.1.2 External Data Bus Width Selection Pin.)

This changing of data bus width according to the address to be accessed is referred to as dynamic bus sizing. Table 3.6 (1) shows the details of this bus operation.



| Operand data | Operand start | Memory data | CPU address | CPU | data |
|--------------|---------------|-------------|--------------|------------|------------|
| size | address | size | Ci o dddiess | D15 to D8 | D7 to D0 |
| 8-bit | 2n + 0 | 8-bit | 2n + 0 | xxxxx | b7 to b0 |
| | (even number) | 16-bit | 2n + 0 | xxxxx | b7 to b0 |
| | 2n + 1 | 8-bit | 2n + 1 | xxxxx | b7 to b0 |
| | (odd number) | 16-bit | 2n + 1 | b7 to b0 | XXXXX |
| 16-bit | 2n + 0 | 8-bit | 2n + 0 | xxxxx | b7 to b0 |
| | (even number) | | 2n + 1 | xxxxx | b15 to b8 |
| | | 16-bit | 2n + 0 | b15 to b8 | b7 to b0 |
| | 2n + 1 | 8-bit | 2n + 1 | xxxxx | b7 to b0 |
| | (odd number) | | 2n + 2 | XXXXX | b15 to b8 |
| | | 16-bit | 2n + 1 | b7 to b0 | XXXXX |
| | | | 2n + 2 | xxxxx | b15 to b8 |
| 32-bit | 2n + 0 | 8-bit | 2n/+0> | xxxxx | b7 to b0 |
| | (even number) | | 2n + 1 | xxxxx | b15 to b8 |
| | | | 2n + 2 | xxxxx | b23 to b16 |
| | | | 2n + 3 | xxxxx | b31 to b24 |
| | | 16-bit | 2n + 0 | b15 to b8 | b7 to b0 |
| | | < | 2n + 2 | b31 to b24 | b23 to b16 |
| | 2n + 1 | 8-bit | 2n + 1 | xxxxx | b7 to b0 |
| | (odd number) | | 2n + 2 | ((xxxxx) | b15 to b8 |
| | | | 2n + 3 | XXXXXX | b23 to b16 |
| | | | 2n + 4 | XXXXX | b31 to b24 |
| | | 16-bit | 2n + 1 | b7 to b0 | xxxxx |
| | | | 2n + 2 | b23 to b16 | b15 to b8 |
| | | | 2n + 4 | xxxxx | b31 to b24 |

Table 3.6 (1) Dynamic bus sizing

xxxxx : During a read, data input to the bus is ignored. At write, the bus is at high impedance and the write strobe signal remains non-active.

(5) Wait control

Control register bits 3 and 2 (B0W1,0; B1W1,0; B2W1,0; B3W1,0) are used to specify the number of waits. Setting these bits to 00 inserts a 2-state wait regardless of the WAIT pin status. Setting them to 01 inserts a 1-state wait regardless of the WAIT status. Setting them to 10 inserts a 1-state wait and samples the WAIT pin status. If the pin is low, inserting the wait maintains the bus cycle until the pin goes high. Setting them to 11 completes the bus cycle without a wait regardless of the WAIT pin status.

Resetting sets these bits to 00 (2-state wait mode).

Note: If there is a contention between DRAM access and refresh when using DARM, the refresah cycle is added to the specified wait.

(6) CS/CAS waveform select

The B3CS register bit 1 < B3CAS > is used to specify the mode of the waveform output from the chip select pin ($\overline{CS3}/\overline{CAS}$) pin. When this bit is set to "0", $\overline{CS3}$ waveform is output. When it is set to "1", \overline{CAS} waveform is output. This bit is cleared to zero after reset.

(7) Self refresh control

(described in section 3.13.1 Refresh Controller.)

(8) Wait control outside space $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$

This bit is used to specify the number of waits when B0CS register bits 1 and 0 <BEXW1, 0> or space outside $\overline{CS0}$ to $\overline{CS3}$ space is accessed.

3.6.2 Address Space Specification (BOCS to B3CS < BOARE to B3ARE > = "1")

The address space is specified with the start address register (MSAR0, MSAR1, MSAR2, and MSAR3) and address mask register (MAMR0, MAMR1, MAMR2, and MAMR3). For each bus cycle, the chip select controller compares the address on the bus and value of this start address register. The value of the address mask register is used to ignore result of this address comparison. When there is a match, the specified space is assumed to be accessed and a low strobe signal is output from the corresponding chip select pin ($\overline{\text{CSO}}$ to $\overline{\text{CS3}}$) if it is enabled (B0E to B3E = "1").




Figure 3.6 (2) Chip Select ($\overline{\text{CS0}}$ to $\overline{\text{CS3}}$) Operation Timing




Figure 3.6 (3) CSO Address Decode Block Diagram




Figure 3.6 (4) CS1 Address Decode Block Diagram




Figure 3.6 (5) CS2, CS3 Address Decode Block Diagram



(1) Memory start address register Memory start address mask register Memory start address register (CSO to CS3) 2 6 0 bit symbol **S23 S22 S21 S20 S19** 518 **S17 S16** MSAR0 MSAR1 (0040H) (0042H)Read/Write R/W MSAR2 MSAR3 After reset 1 1 1 1 1 1 (0044H) (0046H)**Function** Set start addresses A23 to A16 Set start address for $\overline{CS0}$ to $\overline{CS3}$ Figure 3.6 (6) Memory Start Address Register Memory start address mask register (CSO) 4 7 ****5(3 2 0 V15 bit symbol V20 V19 V18 V17 V16 V14 to 9 V8 Read/Write MAMR0 R/W (0041H)After reset 1 **Function** 0 : Compare enabled 1: Compare disabled Control comparison of $\overline{\text{CSO}}$ addresses A8 to A20 Memory start address mask register (CS1) 4 3 2 0 bit symbol **V21** V20 V19 V18 V17 V16 V15 to 9 ٧8 Read/Write MAMR1 R/W (0043H)After reset 1 1 1 1 1 1 0 : Compare enabled 1: Compare disabled **Function** Control comparison of CS1 addresses A8 to A21 Memory start address mask register (CS2, CS3) 2 0 N22 V21 V20 V19 V18 V17 V16 V15 bit symbol MAMR2 | MAMR3 Read/Write R/W (0045H) (0047H)

Control comparison of CS2 to CS3 addresses A15 to A22

1: Compare disabled

1

Figure 3.6 (7) Memory Start Address Mask Registers

1

0: Compare enabled

After reset

Function

1

1

MSAR0 to 3 <S23> to <S16> correspond to addresses A23 to A16 and S15, S14 to 9, and S8 corresponding to addresses A15, A14 to 9, and A8 are "0" by default. MAMR0 <V20> to <V8> enable/disable comparison of value set with MSAR0 and address and <V20> to <V8> correspond to <S20> to <S16>, S15, S14 to 9, and S8. In addition, V21, V22, and V23 corresponding to <S21>, <S22>, and <S23> are "0" by default and comparison is always enabled.

Example of enabling/disabling comparison

(CSO registers MSARO and MSAMRO)

When comparison is disabled by setting $\langle V16 \rangle = 1$, the comparison of the value of $\langle S16 \rangle$ and address A16 is disabled and the value of $\langle S16 \rangle$ becomes invalid.

When comparison is enabled by setting <V16> = 0, the comparison of the value of <S16> and address A16 is enabled and $\overline{\text{CS0}}$ is enabled only when they match.

 $\overline{\text{CS1}}$, $\overline{\text{CS2}}$, and $\overline{\text{CS3}}$ can be used in the same manner.

(2) How to set the start address

The address decoder is output by specifying the start address for \overline{CS} output and the space size.

The start address is set every 64K-byte because it is decoded by A16 to A23 as shown in the block diagram.

In other words, the DRAM start address is set to one of the 64K-byte intervals after "000000H".

However, note that the start address may be changed due to the value of the MAMR.




Figure 3.6 (8) Where to Set Start Address

(3) How to set the address space

The address space is specified by setting the memory start address mask register (MAMR0 to 3).

As shown in the address decoder block diagram (Figures 3.6 (3) to (5)), $\overline{\text{CS0}}$, $\overline{\text{CS1}}$, or $\overline{\text{CS2}/\text{CS3}}$ can specify the address area for which the chip select signal can be output depending on whether to compare the addresses A8 to A20, A8 to A21, or A15 to A22 respectively.

| SIZE | 256 | 512 | 32 K | 64 K | 128 K | 256 K | 512 K | S | 2 M | 4 M | 8 M |
|------|-----|-----|------|------|-------|-------|-------------|----------|-----|-----|-----------|
| CS0 | 0 | 0 | 0 | 0 | 0 | 0 / | (P) | 9 | 0 | | <i>(/</i> |
| CS1 | 0 | 0 | | 0 | 0 | 0 | (6) | 0 | 8 | | |
| CS2 | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 9 | 0 |
| CS3 | | | 0 | 0 | 0 1 | 0 | 0 | 0 | (Ó) | Q | 0 |

Table 3.6 (2) Chip Select and Space Size

(4) Start address/address space setting procedure

- ① Set memory start address mask register (MAMR)
 (Set address space)
- ② Set memory start address register (MSAR)
 (Set area start address)
- 3 Check the identical address bit of MAMR and MSAR Example; Check the value of $(\overline{\text{CS0}})$ MAMR0 < V16 > and MSAR0 < S16 >
- ① If the bits at identical address are "1" and "1", MSAR bit is treated as "0". <- The start address changes.

Example: If (CSO) MAMR < V16 > = 1 and MSAR < S16 > = 1, comparison of address A16 and < S16 > is disabled and address A16 is selected regardless of whether the value is "1" or "0" and the start address is replaced by the value in MSAR.

If the bits at identical address are not "1" and "1", end the setting procedure. The set address space and start address are decoded.

- ⑤ If it is OK for the start address to change, end the setting procedure. If not, change the value in MSAR.
- ® Re-set MSAR and re-verify (return to step 3).

(Setting example)

When address space is 128K-byte and start address is 30000H (area 30000H to 4FFFFH).

Set

MAMR=0FH address space 128K-byte

MSAR=03H start address 30000H

MAMR<V16> and MSAR<S16> are "1" and "1" and the start address changes to 20000H. (space 20000H to 3FFFFH).

If this is not desired, change the start address.

Change the start address to 40000H. (space 40000H to 5FFFFH)

MAMR=0FH

MSAR = 04H

The bits at identical address of MAMR and MSAR are not "1" and "1" and the start address remains unchanged.


Therefore, a 128K-byte space starting at address 40000H can be decoded.

(Setting example 1) $\overline{(CS0)}$

When MSAR is set to 02H and MAMR is set to 0FH, the chip select output is as shown in the following memory map.

| MSAR setting | <u>\$23</u> | S22 | S21 | S20 | \$19 | \$18 | S17 | S16 | S 15 | S14 to 9 | | |
|---------------|-------------|--------------|----------------|-----|------|---------------|-----|-----|-------------|------------|----|---|
| Wishing | 0 | 0 | 0 | 0 | > 0 | 0 | 1) | 0 | 0 | 0 | 0 | İ |
| | | | | | | | | · | C | lefault "C |)" | |
| MAMR setting | V23 | V22 | √ ∀21 ∧ | V20 | V19 | ⟨ \V18 | V17 | V16 | V15 | V14 to 9 | V8 | |
| WANT Securing | 0 | <u> </u> 0 | (0) | 0 | 0 ^ | 0 | 0 | 1 | 1 | 1 | 1 | |
| | de | fault "C |)" | 7 | ~ | 12 | | | | | | _ |

S23 to S17 are valid because V23 to V17="0" and S16 to S8 are invalid because V16 to V8="1".



96C031Z-59


2003-03-31

(Setting example 2) $\overline{(CS0)}$

When MSAR is set to 01H and MSAMR is set to 04H, the chip select output is as shown in the following memory map.

| MSAR setting | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 | \$15 | S14 to 9 | \$8 | _ |
|--------------|-----|---------------|--------------|--------------|-----|-----|------------|----------|------------|------------|-----|---|
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | (7) | 0 | 0 | 0 | ì |
| | | | | | | | | | <i>)</i> d | efault "0" | | |
| MAMR setting | V23 | V22 | V21 | V20 | V19 | V18 | V17 | V16 | V15 | V14 to 9 | V8 | |
| | 0 | <u> </u> 0 | <u> </u> 0 | 0 | 0 | 0 | 0 | ₩ | 1 | 0 | 0 | |
| | de | fault "0" | | - | | ^(| | | (| | | - |

The values of S23-S16, and S14-S8 become valid because V23-V16 = 0 and V14-V8 = 0. The value of S15 becomes invalid because V15 = 1.



(Setting example 3) $(\overline{CS0})$

Space where chip select is output by values set in MSAR and MAMR (excerpt).

| MAMR MSAR | 00 | 01 | 03 | 04 | |
|--------------|------------|------------|------------|----------------|--|
| 00 | 0000 | 0000 | 0000 | 0000 8000 | |
| | to | to | to | to to | |
| | 00FF | 01FF | 7FFF | 00FF 80FF | |
| | (256-byte) | (512-byte) | (32K-byte) | (256-byte × 2) | |
| 01 | 10000 | 10000 | 10000 | 10000 18000 | |
| | to | to | to | to to | |
| | 100FF | 101FF | 17FFF | 100FF 180FF | |
| | (256-byte) | (512-byte) | (32K-byte) | (256-byte × 2) | |
| 02 | 20000 | 20000 | 20000 | 20000 28000 | |
| | to | to | to | to to | |
| | 200FF | 201FF | 27FFF | 200FF 280FF | |
| | (256-byte) | (512-byte) | (32K-byte) | (256-byte × 2) | |
| 03 | 30000 | 30000 | 30000 | 30000 38000 | |
| | to | to | to | to to | |
| | 300FF | 301FF | 37FFF | 300FF 380FF | |
| | (256-byte) | (512-byte) | (32K-byte) | (256-byte × 2) | |

| MAMR MAMR | 03 | 07 | OF (|)F | 3F | 7F | FF |
|--------------|--------------------------------------|--------------------------------------|--|---------------------------------------|---------------------------------------|-------------------------------------|-------------------------------------|
| 04 | 40000 to 47FFF (32K-byte) | 40000 to 4FFFF (64K-byte) | 40000 to 5FFFF (128K-byte) | 40000 to 7FFFF (256K-byte) | 00000 to 7FFFF (512K-byte) | 00000 to | |
| 08 | 80000 to 87FFF (32K-byte) | 80000 to 8FFFF (64K-byte) | 80000 to 9FFFF (128K-byte) | 80000 to BFFFF (256K-byte) | 80000 to FFFFF (512K-byte) | FFFFF (1M-byte) | 000000 to 1FFFFF (2M-byte) |
| 10 | 100000 to 107FFF (32K-byte) | 100000 to 10FFFF (64K-byte) | 100000 to 11FFFF (128K-byte) | 100000 to 13FFFF (256K-byte) | 100000 to 17FFFF (512K-byte) | 100000 to 1FFFFF (1M-byte) | (Zivi-byte) |
| 20 | 200000 to 207FFF (32K-byte) | 200000 to 20FFFF (64K-byte) | 200000 to 21FFFF (128K- byte) | 200000 to 23FFFF (256K-byte) | 200000 to 27FFFF (512K-byte) | 200000 to 2FFFF (1M-byte) | 200000 to 3FFFFF (2M-byte) |
| 40 | 400000 to 407FFF (32K-byte) | 400000 to 40FFFF (64K-byte) | 400000 to 41FFFF (128K-byte) | 400000 to 43FFFF (256K-byte) | 400000 to 47FFF (512K-byte) | 400000 to 4FFFF (1M-byte) | 400000 to 5FFFFF (2M-byte) |
| 80 | 800000 to 807FFF (32K-byte) | 800000 to 80FFFF (64K-byte) | 800000 to 81FFFF (128K-byte) | 800000 to 83FFFF (256K-byte) | 800000 to 87FFFF (512K-byte) | 800000 to 8FFFFF (1M-byte) | 800000 to 9FFFFF (2M-byte) |


3.6.3 Default Address Space Specification (BOCS to B2CS < B0ARE to B2ARE > = "0")

The following figures show the actual chip select image. \overline{CSO} can specify 7F00H to 7FFFH, \overline{CSI} can specify 80H to 7FFFH, and $\overline{CS2}$ can specify 8000H to 3FFFFFH. This is because external connection of devices (such as RAM or I/O) other than ROM is considered.

The area 7F00H to 7FFFH (256-byte space) for $\overline{\text{CS0}}$ is mapped in this space mainly due to external I/O expansion consideration.

The area 80H to 7FFFH (approximately 32K-byte space) for $\overline{CS1}$ is mapped in this space mainly due to external RAM expansion consideration.

The area 8000H to 3FFFFFH (approximately 4M-byte space) for $\overline{CS2}$ is mapped in this space mainly due to external ROM expansion consideration.



Supplement 1: The access priority is in the order of built-in I/O and chip select/wait controller.

Supplement 2: Wait for spaces other than $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ is set with B0CS register <BEXW1,0> and the data bus width is fixed to 16-bit if the AM8/ $\overline{16}$ pin is "0" and to 8 bits if it is "1".

Note: When using the chip select/wait controller, do not assign multiple definitions to the same address area. (However, if $\overline{\text{CS0}}$ is set to 7F00H to 7FFFH and $\overline{\text{CS1}}$ is set to 80H to 7FFFH, only the $\overline{\text{CS0}}$ setting/pin is active in the overlapped address space 7F00H to 7FFFH.)

When the bus is opened (BUSAK='0'), CSO to CS3 pins are also opened (output buffer OFF). Refer to the note on bus open in section "3.5 Port Functions" for the pin status at this point.

3.6.4 Example of Usage

(1) Connection example 1

Figure 3.6 (9) is an example (1) in which an external memory is connected to the TMP96C031Z. In this example, a ROM is connected using 16-bit Bus; a RAM is connected using 8-bit Bus.





Figure 3.6 (9) Example of External Memory Connection (ROM = 16-bit, RAM and I/O = 8-bit)

After a reset, the $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pins are set to output port mode; 1 is output from $\overline{\text{CS0}}$, $\overline{\text{CS1}}$, and $\overline{\text{CS3}}$; 0 from $\overline{\text{CS2}}$.

The program used to set these pins is as follows.



(2) Connection example 2

Figure 3.6 (10) is an example (2) in which an external memory is connected to the TMP96C031Z.

In this example, the ROM, RAM, and I/O are connected with 8-bit width.




Figure 3.6 (10) Example of External Memory Connection (ROM = 16-bit, RAM and I/O = 8-bit)

After a reset, the $\overline{CS0}$ to $\overline{CS3}$ pins are set to output port mode; 1 is output from $\overline{CS0}$, $\overline{CS1}$, and $\overline{CS3}$; 0 from $\overline{CS2}$. The program used to set these pin is as follows.

| , and | CS3; 0 fror | n CS2. The | program used to set these pin is as follows. |
|-------|----------------|------------|--|
| P4FC | EQU | 10H | |
| B0CS | EQU | 68H | |
| B1CS | EQU | 69H | |
| B2CS | EQU | 6AH | $\sim (7/4)$ |
| B3CS | EQU | 6BH | |
| | 3 EQU | 46H | |
| MAMR | 3 EQU | 47H | |
| LD | (BOCS), | 10010000B | ; $\overline{CSO} = 8$ -bit, 2WAIT, 7F00H to 7FFFH, 2WAIT other than in \overline{CSO} |
| | | | to CS3 areas |
| LD | (B1CS), | | ; <u>CS1</u> = 8-bit, 0WAIT, 80H to 7FFFH |
| LD | (B2CS), | | ; CS2 = 16-bit, 1WAIT, 8000H to 3FFFFFH |
| LD | (B3CS), | 10111100B | |
| | | | (400000H to 407FFFH) |
| LD | , , | | ; CS3 start address: 400000H |
| LD | , , | | ; CS3 area = 32 K-byte |
| LD | | | ; CSO to CS3 output mode |
| Note | e: X : Don't c | are | |
| | | | |
| | | (| |
| | | \ | |
| | | | |
| | | | |
| | | | |
| | | ((// { } | |

3.6.5 How to Start with an 8-bit Data Bus (with AM8/ $\overline{16} = "0"$)

After a reset, the $\overline{\text{CS2}}$ pin is set to low level by the internal pull-down resistor, and processing starts in 16-bit data bus (2 waits) mode. To start in 8-bit data bus mode, a special operation is required. Operation is as described in the example below.


 B2CS
 EQU
 6AH
 ; CS2 register address

 ORG
 8000H
 ; RESET address

 LDX
 (B2CS), 9CH
 ; CS2 8-bit, 0WAIT, 8000H to

After reset, the program reads the LDX(B2CS),9CH instruction in 16-bit data bus mode. LDX is a 6-byte instruction: the 2nd, 4th, and 6th bytes are handled as dummies (ie, only codes in the 1st, 3rd, and 5th bytes are actually used). Even if starting in 8-bit data bus mode, it is possible to program so that the LDX instruction is executed and the $\overline{\text{CR2}}$ area (8000H - 3FFFFFH) is accessed in 8-bit data bus mode without any problem.

The above program does not include setting the P42/CS2 pin to output; add a program to set the P4FC registers as required.



3.7 8-bit Timers

TMP96C031Z contains four 8-bit timers (timers 0, 1, 2 and 3), each of which can be operated independently. The cascade connection allows these timers to be used as two 16-bit timers. The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (4 timers) \ Either two 8-bit buses or one 16-bit bus
- 16-bit interval timer mode (2 timers) can be used.
- 8-bit programmable square wave pulse generation (PPG: variable duty with variable cycle) output mode (2 timers)
- 8-bit pulse width modulation (PWM: variable duty with constant cycle) output mode (2 timers)

Figure 3.7 (1) shows the block diagram of 8-bit timers (timer 0 and timer 1).

Timers 2 and 3 have the same circuit configuration as timers 0 and 1. However, timer 0 has an external clock, pin TIO, whereas timer 2 does not.

Each interval timer consists of an 8-bit up counter, 8-bit comparator, and 8-bit timer register. Timer flip-flop TFE1 is provided for timers 0 and 1; TFE3 for timer 2 and 3.

Among the input clock sources for the interval timers, the internal clocks of ϕ T1, ϕ T4, ϕ T16, and ϕ T256 are obtained from the 9-bit prescaler shown in Figure 3.7 (2).

The operation modes and timer flip-flops of the 8-bit timer are controlled by five control registers T01MOD, T23MOD, TFFCR, TRUN, and TRDC.






Figure 3.7 (1) Block Diagram of 8-bit Timers (Timers 0 and 1)

1 Prescaler

This 9-bit prescaler generates the clock input to the 8-bit timers, 16-bit timer / event counters, and baud rate generators by further dividing the CPU clock (fc) after it has been divided by 4 (fc/4).

Among them, 8-bit timer uses 4 types of clock: $\phi T1$, $\phi T4$, $\phi T16$, and $\phi T256$.

This prescaler can be run or stopped by the timer operation control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when <PRRUN> is set to "0". Resetting clears <PRRUN> to "0", which clears and stops the prescaler.




Figure 3.7 (2) Prescaler

2 Up-counter

An 8-bit binary counter counted by an input clock specified by mode register T01MOD for timers 0 and 1, or mode register T23MOD for timers 2 and 3.

Input clocks for timer 0 or 2 can be selected from internal clocks ϕ T1, ϕ T4, and ϕ T16 depending on the value set in the T01MOD or T23MOD register. For timer 0, an external clock from the TI0 pin can also be selected.

The input clock for timer 1 or 3 depends on the operating mode; in 16-bit timer mode, timer 0/2 overflow output is used as the input clock. When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks ϕ T1, ϕ T16, and ϕ T256 as well as the comparator output (match detection signal) of timer 0 according to the set value of T01MOD register or T23MOD register.

Example: When T01MOD<T01M1,0>=01, the overflow output of timer 0 becomes the input clock of timer 1 (16-bit timer).

When T01MOD7, 6=00, T01MOD3, 2=01, ϕ T1 becomes the input of timer 1 (8bit timer).

Operation mode is also set by T01MOD register and T23MOD register. When reset, it is initialized to T01MOD < T01M1, 0>=00, T23MOD < T23M1, 0>=00 whereby the up-counter is placed in the 8-bit timer mode.

The counting and stop & clear of up-counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up-counters will be cleared to stop the timers.

3 Timer register

This is an 8-bit register for setting an interval time. When the set value of timer registers TREGO, TREG1, TREG2, TREG3 matches the value of up-counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up-counter overflows.

Timer register TREGO/TREG2 is of double buffer structure, each of which makes a pair with register buffer.

TREGO/TREG2 is used to control enable/disable of the double buffers according to the timer register double-buffer control register, TRDC <TR0DE, TR2DE>. It is disabled when <TR0DE>/<TR2DE>=0 and enabled when they are set to 1.

In the condition of double buffer enable state, the data is transferred from the register buffer to the timer register when the 2^n-1 overflow occurs in PWM mode, or at the PPG cycle in PPG mode.

When reset, it will be initialized to <TR0DE>/<TR2DE>=0 to disable the double buffer. To use the double buffer, write data in the timer register, set <TR0DE>/<TR2DE> to 1, and write the following data in the register buffer.




Figure 3.7 (3) Configuration of Timer Register 0/2

Note: Timer register and the register buffer are allocated to the same memory address. When < TR0DE > / < TR2DE > = 0, the same value is written in the register buffer as well as the timer register, while when < TR0DE > / < TR2DE > = 1 only the register buffer is written.

The memory address of each timer register is as follows.

TREG0: 000022H

TREG1: 000023H

TREG2: 000026H

TREG3: 000027H

All the registers are write-only and cannot be read.




Figure 3.7 (4) Timer 0, 1 Mode Register (T01MOD)




Figure 3.7 (5) Timer 2,3 Mode Register (T23MOD)




Figure 3.7 (6) 8-bit Timer Flip-flop Control Register (TFFCR)




Figure 3.7 (7) Timer Operation Control Register (TRUN)




Figure 3.7 (8) Timer Register Double buffer Control Register (TRDC)



4 Comparator

A comparator compares the value in the up-counter with the values to which the timer register is set. When they match, the up-counter is cleared to zero and an interrupt signal (INTT0, INTT1, INTT2, INTT3) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the time.

\bigcirc Timer flip-flops (timer F/F)

The timer flip-flops are inverted according to the interval timer match detect signal (comparator output). This signal can output a value to timer output pins TO1 (also used as P70) and TO3 (also used as P71).

There are two timer flip-flops: TFF1 for timers 0 and 1; TFF3 for timers 2 and 3. TFF1 is output to the TO1 pin; TFF3 to the TO3 pin.

TO3 (also used as P71) is multiplexed using the \overline{DMUX} pin; setting must be done using the port 7 control registers (P7CRL and P7CRH).

The operation of 8-bit timers will be described below:

(1) 8-bit timer mode

Four interval timers 0, 1, 2, 3, can be used independently as 8-bit interval timer. All interval timers operate in the same manner, and thus only the operation of timer 1 will be explained below.

① Generating interrupts in a fixed cycle

To generate timer 1 interrupt at constant intervals using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and a cycle to T01MOD and TREG1 register, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example: To generate timer 1 interrupt every 40 microseconds at fc=16 MHz, set each register in the following manner.

```
MSB
                            LSB
           76543210
TRUN
                                      Stop timer 1, and clear it to "0".
           0 0 X X 0 1
TMOD
                                      Set the 8-bit timer mode, and select \phiT1 (0.5 \mus @ fc = 16 MHz)
                                      as the input clock.
TREG1
         + 0 1 1 0 1 0 0 0
                                      Set the timer register at 40 \mus \phiT1 = 50H.
INTET10 ← 1 1 0 1
                                      Enable INTT1, and set it to "Level 5".
TRUN
         ← X X 1 - -
                                      Start timer 1 counting.
Note: X: Don't care −; No change
```

Use the following table for selecting the input clock.

| Input clock | Interrupt cycle (@fc = 20 M | Hz) Resolution |
|---------------------|------------------------------|----------------|
| φT1 (8/fc) | 0.4 μs to 102.4 μs | 0.4 μs |
| φ T4 (32/fc) | 1.6 μ s to 409.6 μ s | 1,6 μs |
| φT16 (128/fc) | 6.4 μ s to 1.638 ms | 6.4 μs |
| φT256 (2048/fc) | 102.4 μ s to 2.621 ms | 102.4 μs |

Table 3.7 (1) 8-Bit Timer Interrupt Cycle and Input Clock

② Generating a 50% duty square wave pulse

The timer flip-flop is inverted at constant intervals, and its status is output to timer output pin (TO1).

Example : To output a 2.4 μ s square wave pulse from TO1 pin at fc=20 MHz, set each register in the following procedures. Either timer 0 or timer 1 may be used, but this example uses timer 1.

| | MSB LSB | |
|---------|------------------------------|--|
| | 7 6 5 4 3 2 1 0 | |
| TRUN | ← 0 - | Stop timer 1, and clear it to "0". |
| T01MOD | ← 0 0 X X 0 1 | Set the 8-bit timer mode, and select ϕ T1 as the input clock. |
| TREG1 | <pre>+ 0 0 0 0 0 0 1 1</pre> | Set the timer register at 2.4 μ s ÷ ϕ T1 ÷ 2 = 3. |
| TFFCR | ← 1 0 1 1 (| Clear TFF1 to "0", and set to invert by the match detect signal |
| | | from timer 1. |
| P7CRL | ← (1/0/△ | Select P71 as TO1 pin. |
| TRUN | ← X X 1 1 - | Start timer 1 counting. |
| Note: X | ;Don't care -; No cl | nange |




Figure 3.7 (9) Square Wave (50 % Duty) Output Timing Chart

3 Making timer 1 count up by match signal from timer 0 comparator

Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.




Figure 3.7 (10) Timer 1 count up by timer 0

4 Output inversion with software

The value of timer flip-flop (Timer F/F) can be inverted, independent of timer operation.

Writing "00" into TFFCR < TFF1C1, 0 > inverts the value of TFF1, writing "00" into TFFCR < FF3C1, 0 > inverts the value of TFF3.

⑤ Initial setting of timer flip-flop (Timer F/F)

The value of TFF1 can be initialized to "0" or "1", independent of timer operation.

For example, write "10" in TFFCR<TFF1C1,0> to clear TFF1 to "0", while write "01" in TFFCR<TFF1C1,0> to set TFF1 to "1".

Note: The value of timer register and timer flip-flop cannot be read.

(2) 16-bit timer mode

A 16-bit timer can be configured by combining timers 0 and 1, or timers 2 and 3.

Timers 0 and 1 combined function the same as timers 2 and 3. A combination of timers 0 and 1 is used for explanation here.

To configure a 16-bit timer by cascade-connecting timers 0 and 1, set the mode register, T01MOD<T01M1,0>, to 00.

Setting 16-bit timer mode sets the input clock for timer 1 to timer 0 overflow output regardless of the value set in the clock control register, TCLK.

| | 7 1 1 1 | 77 11 |
|---------------------|-------------------------------|-----------------|
| Input clock | Interrupt cycle (fc = 20 MHz) | Resolution |
| φ Τ1 (8/fc) | 0.4 \(\mu \)s to 26.214 ms | 0.4 μs |
| φ T4 (32/fc) | 1.6 μ s to 104.857 ms | $/$ 1.6 μ s |
| øT16 (128/fc) | 6.4 us to 419.430 ms | $6.4~\mu s$ |

Table 3.7 (2) 16-Bit Timer (Interrupt) and Input Clock

The lower 8-bit of the timer (interrupt) cycle are set by the timer register TREGO, and the upper 8-bit are set by TREG1. Note that TREGO always must be set first. (Writing data into TREGO disables the comparator temporarily, and the comparator is restarted by writing data into TREG1.)

Setting example: To generate an interrupt INTT1 every 0.4 seconds at fc=20 MHz, set the following values for timer registers TREG0 and TREG1.

When counting with input clock of ϕ T16 (6.4 μ s @ 20 MHz)

 $0.4 \text{ s} \div 6.4 \,\mu\text{s} = 62500 = \text{F424H}$

Therefore, set TREG1 = F4H and TREG0 = 24H, respectively.

The comparator match signal is output from timer 0 each time the up-counter UC0 matches TREGO, where the up-counter UC0 is not be cleared.

INTO is not generated at this time, either.

With the timer 1 comparator, the match detect signal is output at each comparator timing when up-counter UC1 and TREG1 values match. When the match detect signal is output simultaneously from both comparators of timer 0 and timer 1, the up-counters UC0 and UC1 are cleared to "0", and the interrupt INTT1 is generated. If inversion is enabled, the value of the timer flip-flop TFF1 is inverted.

| | | Timer 0 | | Timer 1 | | | |
|--|-------------------------|------------------------------------|--------------------------------|-------------------------|---|--------------------------------------|--|
| | INT TO | TO1 | Match value | INT T1 | TO1 | Match value | |
| 16-bit timer mode (counts up timer 1 by timer 0 overflow. | Interrupt generation | Output enable | TREG0 counts up even at match | Interrupt generation | Output enable | TREG1*28 + TREG0 (full 16-bit) | |
| 8-bit timer mode (counts up timer 1 by timer 0 match | Interrupt generation | Output enabled either timer 0 or 1 | TREG0 (clears at match | Interrupt generation | Output enabled either timer 0 or 1 | TREG1* TREG0 multiplied value | |





Figure 3.7 (11) Output timer by 16-bit timer mode


(3) 8-bit PPG (Programmable Pulse Generation) Output mode

Square wave pulse can be generated at any frequency and duty by timer 0 or timer 2 and timer 0. The output pulse may be either low-active or high-active. In this mode, timer 1 and timer 3 cannot be used.

With timer 0, data are output to the TO1 pin (also used as P70); with timer 2, to the TO3 pin (also used as P71).



Timer 0 is explained here because operation is the same as timer 2.








Figure 3.7 (12) Block Diagram of 8-Bit PPG Output Mode

When the double buffer of TREG0 is enabled in this mode, the value of register buffer will be shifted in TREG0 each time TREG1 matches UC0.

Use of the double buffer makes easy the handling of low duty waves (when duty is varied)



Example: Generating 1/4 duty 62.5 kHz pulse (@ fc=20 MHz)



• Calculate the value to be set for timer register.

To obtain the frequency 62.5 kHz, the pulse cycle t should be : t=1/62.5 kHz = 16 μs .

```
Given \phi T1 = 0.4 \mu s (@ 20 Hz),

16 \mu s \div 0.4 \mu s = 40
```

Consequently, to set the timer register 1 (TREG1) to TREG1=40=28H and then duty to 1/4, $t\times1/4=16~\mu s\times1/4=4~\mu s$

$$4 \mu s \div 0.4 \mu s = 10$$

Therefore, set timer register 0 (TREG0) to TREG0=10=0AH.

```
MSB
                            LSB
         7 6 5 4 3 2 1 0
TRUN
        ← X X - - - - 0 0
                                     Stop timer 0, and clear it to "0"
                                     Set the 8-bit PPG mode, and select ϕT1 as input clock.
T01MOD \leftarrow 1 0 X X X X 0 1
                                     Sets TFF1 and enable the inversion

    Writing "10" provides negative logic pulse.

TREGO \leftarrow 0 0 0 0 1 0 1 0
                                     Write "OAH".
                                     Write "28H"
TREG1 \leftarrow 0 0 1 0 1 0 0 0
P7CRL ← - - - - - 1 0
                                     Set P70 as the TO1 pin.
                                     Start timer 0 and timer 1 counting.
TRUN
        ← X X 1 - - - 1 1
```

Note: X; Don't care -; No change

(4) 8-bit PWM Output mode (Pulse Width Modulation)

Mode used only for timers 1 and 3. Up to 2 PWMs with a resolution of 8-bit (PWM1 and PWM3) can be output.

With timer 1, PWM is output to the TO1 pin (also used as P70); with timer 3, to the TO3 pin (also used as P71).

Timer 0 or 2 is used as an 8-bit timer.

Timer 1 (PWM1) is explained here because the operation is the same as timer 3.

Timer output is inverted when up-counter (UC1) matches the set value of timer register TREG or when 2n-1 (n=6, 7, or 8; specified by T01MOD) counter overflow occurs. Up-counter UC1 is cleared when 2n-1 counter overflow occurs. For example, when n=6, 6-bit PWM will be outputted, while when n=7, 7-bit PWM will be outputted.

To use this PWM mode, the following conditions must be satisfied.

```
(Set value of timer register) < (Set value of 2^n - 1 counter overflow) (Set value of timer register) \neq 0
```





Figure 3.7 (13) Block Diagram of 8-Bit PWM Mode


In this mode, the value of register buffer will be shifted in TREG0 if 2^n-1 overflow is detected when the double buffer of TREG0 is enabled.

Use of the double buffer makes easy the handling of small duty waves.



Operation of Register buffer

Example: To output the following PWM waves to TO1 pin at fc=20 MHz.



To realize 50.8 μ s of PWM cycle by ϕ T1 = 0.4 μ s (@fc=20 MHz),

$$50.8 \ \mu s \div 0.4 \ \mu s = 127 = 2^{n} - 1$$

Consequently, n should be set to 7.

As the period of low level is 36 μ s, for ϕ T1=0.4 μ s, set the following value for TREG0.

$$36 \mu s \div 0.4 \mu s = 90 = 5AH$$

| MSB LSB | |
|---|--|
| 7 6 5 4 3 2 1 0 | |
| TRUN \leftarrow X X $ -$ 0 | Stop timer 0, and clear it to "0". |
| $T01MOD \leftarrow 1 \ 1 \ 1 \ 0 \ - \ - \ 0 \ 1$ | Set 8-bit PWM mode (cycle: $2^7 - 1$) and select ϕ T1 as the input |
| | clock. |
| TFFCR \leftarrow 1 0 1 X | Clears TFF1, enable the inversion. |
| TREG0 \leftarrow 0 1 0 1 1 0 1 0 | Writes "5AH". |
| P7CRL ← 1 0 | Set P70 as the TO1 pin. |
| TRUN \leftarrow X X 1 1 | Start timer 0 counting. |
| | \ |

Note: X; Don't care -; No change


Table 3.7 (3) PWM Cycle and the Setting of 2ⁿ – 1 Counter

| | PWM cycle (@fc = 20 MHz) | | | | |
|--------|--------------------------------------|--------------------|--|--|--|
| | øT1 øT4 | φ Τ16 | | | |
| 26 – 1 | 25.2 μs (39.0 kHz) 100 μs (10.0 kHz) | 4.03 μs (2.4 kHz) | | | |
| 27 – 1 | 50.8 μs (19.7 kHz) 203 μs (4.9 kHz) | 812 μs (1.2 kHz) | | | |
| 28 - 1 | 102 μs (9.80 kHz) 408 μs (2.4 kHz) | 1.63 ms (0.61 kHz) | | | |

(5) Table 3.7 (4) shows the list of 8-bit timer modes.

Table 3.7 (4) Timer Mode Setting Registers

| Timer mode (8-bit timer × 2channel) | Mode T01M (T23M) | PWM0 (PWM2) | Upper input T1CLK (T3CLK) | Lower input TOCLK (T2CLK) | Invert select FF1IS (FF3IS) |
|---|------------------------|----------------|---------------------------------|---|----------------------------------|
| 16-bit timer (Full 16-bit) × 1channel | 01 | - | - < | $\left(\begin{array}{c} \text{External,} \\ \phi \text{T1, 4, 16} \end{array}\right)$ | - |
| 8-bit timer (8-bit × 8-bit mode × 1channel) (Comparator output from the lower timer is input to the upper timer.) | 00 | - | 00 | External, \$\phi\$T1, 4, 16 | 0: Lower timer 1: Upper timer |
| 8-bit timer × 2channel | 00 | - | (φT1, 16, 256) | (External, | 0: Lower timer 1: Upper timer |
| 8-bit PPG × 1channel | 10 | - ((| | External, | - |
| 8-bit PWM × 1channel (Lower) 8-bit timer × 1channel (Upper) | 11 | PWM cycle | (¢T1, 16, 256) | External, \$\phi T1, 4, 16 | - |



3.8 16-bit Timer

TMP96C031Z contains one (timer 4) multifunctional 16-bit timer/event counter with the following operation modes.

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode
- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Timer/event counter consists of 16-bit up-counter, two 16-bit timer registers (One of them applies double-buffer), two 16-bit capture registers, two comparators, capture input controller, and timer flip-flop and the control circuit.

Timer/event counter is controlled by 4 control registers: T4MOD, T4FFCR, TRUN and T45CR.

Figure 3.8 (1) shows the block diagram of 16-bit timer/event counter (timer 4).






Figure 3.8 (1) Block Diagram of 16-Bit Timer (Timer 4)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------|--------------------------|---------|------------------|---|---------|---------------------------|---|-----------|
| IOD | bit Symbol | CAP2T5 | EQ5T5 | CAP1IN | CAP12M1 | CAP12M0 | CLE | T4CLK1 | T4CLK(|
|)38H) | Read/Write | R/ | w | W | R/ | w | R/W | R/ | W |
| | After reset | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| | Function | UC value is loaded to | trigger | 1: don't care | 01 : TI4 ↑ INT4 occur 10 : TI4 ↑ INT4 occur 11 : TFF1 ↑ | | 1: UC4 Clear Enable | Timer 4 so 00: ΤΙ4 01: φΤ1 10: φΤ4 11: φΤ16 | urce cloc |
| | | | | | | | | | |

10 External clock (T/4)

01 φT1 (8/fc)

10 φT4 (32/fc)


Clearing the up-counter UC4

φT16 (128/fc)

O Clear disable

1 Clear by match with TREG5.

Figure 3.8 (2) 16-Bit Timer Mode Controller Register (T4MOD) (1/2)



CAP2T5: Invert when the up-counter value is loaded to CAP2 EQ5T5: Invert when the up-counter matches TREG5

Figure 3.8 (3) 16-Bit Timer Controller Register (T4MOD) (2/2)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | ĺ | |
|--|---|-------------|--|-----------------------|--------------|--------------------|--------------------|---|--------------|---------|--|
| T4FFCR | bit Symbol | TFF5C1 | TFF5C0 | CAP2T4 | CAP1T4 | EQ5T4 | EQ4T4 | TFF4C1 | TFF4C0 | | |
| (0039H) | Read/Write | V | V | R/W | R/W | R/W | R/W | | N | | |
| | After reset | _ | _ | 0 | 0 | 0 | 0 | | | | |
| | Function | | TFF5 0: Disable trigger TFF5 1: Enable trigger | | | | | 00: Invert 01: Set 10: Clear 11: don't c | : Clear TFF4 | | |
| | | Always read | d as "11". | the UC value | | Invert when the UC | Invert when the UC | ※ Always r | ead as | | |
| | | , | | : | is loaded to | matches | matches |)"11" | | | |
| | | | | CAP2 CAP1 TREG5 TREG4 | | | | | | | |
| | | | | | | | | | | | |
| Timer flip-flop 4 (TFF4) control 00 Inverts the TFF4 value (software inversion) 01 Sets TFF4 to "1". 10 Clear TFF4 to "0". 11 Don't care (Always read as "11"). Timer flip-flop 4 (TFF4) invert trigger 0 Trigger disable (Invert prohibition) 1 Trigger enable (Invert permission) | | | | | | | | | | | |
| | CAP2T4: Invert when the up-counter value is loaded to CAI CAP1T4: Invert when the up-counter value is loaded to CAI EQ5T4: Invert when up-counter matches TREG5 EQ4T4: Invert when up-counter matches TREG4 Timer flip-flop 5 (TFF5) control | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | \rightarrow | | 00 | Inverts | the TFF5 v | value (sof | tware inve | rsion). | |
| | | | | | 01 | Set TFF | 5 to "1". | | | | |
| | | | < | | 10 | Clear T | FF5 to "0" | | | | |
| | |)) ^ | | | 11 | Don't | are (Alwa | ys read as | s "11".) | | |
| | | - // | > ((| 11 | | | | | | | |

Figure 3.8 (4) 16-Bit Timer 4 F/F Control (T4FFCR)




Figure 3.8 (5) 16-Bit Timer (Timer 4) Control Register (T45CR)




Figure 3.8 (6) Timer Operation Contorl Register (TRUN)

① Up-counter (UC4)

UC4 is a 16-bit binary counter which counts up according to the input clock specified by T4MOD<T4CLK1,0> register.

As the input clock, one of the internal clocks ϕ T1 (8/fc), ϕ T4 (32/fc), and ϕ T16 (128/fc) from 9-bit prescaler (also used for 8-bit timer), and external clock from TI4 pin (also used as P72/INT4 pin) can be selected. When reset, it will be initialized to <T4CLK1,0>=00 to select TI4 input mode. Counting or stop & clear of the counter is controlled by timer operation control register TRUN<T4RUN>.

When clearing is enabled, up-counter UC4 will be cleared to zero each time it coincides matches the timer register TREG5. The "clear enable/disable" is set by T4MOD < CLE >.

If clearing is disabled, the counter operates as a free-running counter.

2 Timer Registers

These two 16-bit registers are used to set the interval time. When the value of up-counter UC4 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for timer register (TREG4, TREG5) is executed using 2-byte date transfer instruction or using 1-byte date transfer instruction twice for lower 8-bit and upper 1-bit in order.

| TREG 4 | TRE | G 5 |
|-------------------------|-------------|-------------|
| Upper 8-bit Lower 8-bit | Upper 8-bit | Lower 8-bit |
| 000031H 000030H | 000033H | 000032H |

TREG4 timer register is of double buffer structure, which is paired with register buffer. The timer control register T45CR < DB4EN> controls whether the double buffer structure should be enabled or disabled. : disabled when < DB4EN>= 0, while enabled when < DB4EN>= 1.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up-counter (UC4) and timer register TREG5.

When reset, it will be initialized to $\langle DB4EN \rangle = 0$, whereby the double buffer is disabled. To use the double buffer, write data in the timer register, set $\langle DB4EN \rangle = 1$, and then write the following data in the register buffer.

TREG4 and register buffer are allocated to the same memory addresses 000030H/000031H. When <DB4EN>=0, same value will be written in both the timer register and register buffer. When <DB4EN>=1, the value is written into only the register buffer.

3 Capture Register

These 16-bit registers are used to hold the values of the up-counter.

Data in the capture registers should be read by a 2-byte data load instruction or two 1-byte data load instruction, from the lower 8-bit followed by the upper 8-bit.

| CA | P 1 | | CA | P(2// |
|-------------|-------------|---------------------------------------|-------------|-------------|
| Upper 8-bit | Lower 8-bit | | Upper 8-bit | Lower 8-bit |
| 000035H | 000034H | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | 000037H | 000036H |
| | | \ | | // |

4 Capture Input Control

This circuit controls the timing to latch the value of up-counter UC4 into (CAP1, CAP2). The latch timing of capture register is controlled by register T4MOD<CAP12M1,0>/T5MOD<CAP34M1,0>.

• When T4MOD < CAP12M 1, 0> =00

Capture function is disabled. Disable is the default on reset.

• When T4MOD < CAP12M1, 0> = 01

Data is loaded to CAP1 at the rise edge of TI4 pin (also used as P80/INT4) input, while data is loaded to CAP2 at the rise edge of TI5 pin (also used as P81/INT5) and input. (Time difference measurement)

• When T4MOD < CAP12M1, 0> = 10

Data is loaded to CAP1 at the rise edge of TI4 pin input, while to CAP2 at the fall edge. Only in this setting, interrupt INT4 occurs at fall edge. (Pulse width measurement)

• When T4MOD < CAP12M1, 0>=11

Data is loaded to CAP1 at the rise edge of timer flip-flop TFF1, while to CAP2 at the fall edge.

Besides, the value of up-counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD < CAP1IN > the current value of up-counter will be loaded to capture register CAP1. It is necessary to keep the prescaler in RUN mode (TRUN < PRRUN > to be "1").

⑤ Comparator

These are 16-bit comparators which compare the up-counter UC4 value with the set value of (TREG4, TREG5) to detect the match. When a match is detected, the comparators generate an interrupt (INTT4, INTT5) respectively. The up-counter UC4 is cleared only when UC4 matches TREG5. (The clearing of up-counter UC4 can be disabled by setting T4MOD < CLE > = 0.)

6 Timer Flip-flop (TFF4)

This flip-flop is inverted by the match detect signal from the comparators and the latch signals to the capture registers. Disable/enable of inversion can be set for each element by T4FFCR < CAP2T4, CAP1T4, EQ5T4, EQ4T4 >. TFF4 will be inverted when "00" is written in T4FFCR < TFF4C1,0 >. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF4 can be output to the timer output pin TO4 (also used as P70).

Timer Flip-flop (TFF5)

This flip-flop is inverted by the match detect signal from the comparator and the latch signal to the capture register CAP2. TFF5 will be inverted when "00" is written in T4FFCR<TFF5C1,0>/T6FFCR<TFF6C1, 0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF5 can be output to the timer output pin TO5 (also used as P82).

TO5 (also used as P30) is multiplexed using the HWR pin; setting must be done using the port 3 control register, P3CRL.

Note: TO5 (also used as P30) is multiplexed with HWR; setting must be done using the P3SR.

(1) 16-bit Timer Mode

Generating interrupts at fixed intervals

In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTTR5.

(2) 16-bit Event Counter Mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TI4 pin input) as the input clock. To read the value of the counter, first perform "software capture" once and read the captured value.

The counter counts at the rise edge of TI4 pin input.

TI4 pin can also be used as P72/INT4.

```
7 6 5 4 3 2 1 0
TRUN
         ← X X - 0 - - - -
                                     Stop timer 4.
P7CR
         ← - - 0 0 - - - -
                                     Set P72 to input mode
                                     Enable INTTR5 and sets interrupt level 4, while
INTET54 \leftarrow 1 1 0 0 1 0 0 0
                                     disables INTTR4.
T4FFCR + 1 1 0 0 0 0 1 1
                                     Disable trigger.
T4MOD
         ← 0 0 1 0 0 1 0 0
                                     Select TI4 as the input clock.
TREG5
                                     Set the number of counts (16-bit).
TRUN
                                     Start timer 4.
         ← X X 1 1 - - - -
```

Note: When used as an event counter, set the prescaler in RUN mode.

(3) 16-bit Programmable Pulse Generation (PPG) Output Mode

The PPG mode is obtained by inversion of the timer flip-flop TFF4 that is to be enabled by the match of the up-counter UC4 with the timer register TREG4 or 5 and to be output to TO4 (also used as P70). In this mode, the following conditions must be satisfied.

(Set value of TREG4) < (Set value of TREG5)

```
7 6 5 4 3 2 1 0
TRUN
                                      Stop timer 4.
TREG4
                                      Set the duty. (16-Bit)
TREG5
                                      Set the cycle. (16-Bit)
                                      Double Buffer of TREG4 enable
T45CR
          ← 0 /X X X /
                                      (Change the duty and cycle at the interrupt INTTR5)
T4FFCR
                                      Set the mode to invert TFF4 at the match with
          ← 1 1 0 0 1 1 0 0
                                      TREG4/TREG5, and also set the TFF4 to "0".
T4MOD
            0 0 1 0 0 1 * *
                                      Select the internal clock for the input, and disable
               (** = 01, 10, 11)
                                      the capture function.
P7CR
                                      Assign P70 as TO4.
TRUN
          ← X X 1 1
                                      Start timer 4.
Note: X: Don't care
                         -; No change
```




Figure 3.8 (7) Programmable Pulse Generation (PPG) Output Waveforms

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4 at match with TREG5. This feature makes easy the handling of low duty waves.




Figure 3.8 (8) Operation of Register Buffer

Shows the block diagram of this mode.




Figure 3.8 (9) Block Diagram of 16-Bit PPG Mode

(4) Application Examples of Capture Function

The loading of up-counter (UC4) values into the capture registers CAP1 and CAP2, the timer flip-flop TFF4 inversion due to the match detection by comparators CP4 and CP5, and the output of the TFF4 status to TO4 pin can be enabled or disabled. Combined with interrupt function, they can be applied in many ways, for example:

- ① One-shot pulse output from external trigger pulse
- 2 Frequency measurement
- 3 Pulse width measurement
- 4 Time difference measurement

① One-shot Pulse Output from External Trigger Pulse

Set the up-counter UC4 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up-counter into capture register CAP1 at the rise edge of the TI4 pin. Then set to T4MOD < CAP12M1, 0 > 01.

When the interrupt INT4 is generated at the rise edge of TI4 input, set the CAP1 value (c) plus a delay time (d) to TREG4 (= c+d), and set the above set value (c+d) plus a one-shot pulse width (p) to TREG5 (= c+d+p). When the interrupt INT4 occurs the T4FFCR < EQ5T4, EQ4T4 > register should be set that the TFF4 inversion is enabled only when the up-counter value matches TREG4 or TREG5. When interrupt INTTR5 occurs, this inversion will be disabled.





Figure 3.8 (10) One-Shot Pulse Output (with Delay)

2003-03-31

Setting example: To output 2ms one-shot pulse with 3ms delay to the external trigger pulse to TI4 pin



Setting of INT4

```
TREG4 \leftarrow CAP1+3ms/_{\phi}T1

TREG5 \leftarrow TREG4+2ms/_{\phi}T1

T4FFCR \leftarrow - - - - 1 1 -

Enable TFF4 inversion when the up-counter value matches TREG4 or 5.

INTET54\leftarrow 1 1 0 0 - - - Enable INTTR5.
```

Setting of INTTR5

Note: X; Don't care

; No change

When delay time is unnecessary, invert timer flip-flop TFF4 when the upcounter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus the one-shot pulse width (p) to TREG5 when the interrupt INT4 occurs. The TFF4 inversion should be enabled when the up-counter (UC4) value matches TREG5, and disabled when generating the interrupt INTTR5.




Figure 3.8 (11) One-Shot Pulse Output (without Delay)

2 Frequency Measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TI4 pin, and its frequency is measured by the 8-bit timers (Timer 0 and Timer 1) and the 16-bit timer/event counter (Timer 4).

The TI4 pin input should be selected for the input clock of Timer 4. The value of the up-counter is loaded into the capture register CAP1 at the rise edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and Timer 1), and into CAP2 at its fall edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTT0 or INTT1) is generated by either 8-bit timer.




Figure 3.8 (12) Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 s. and the difference between CAP1 and CAP2 is 100, the frequency will be 100/0.5 [s]=200[Hz].

③ Pulse Width Measurement

This mode allows to measure the "H" level width of an external pulse. While keeping the 16-bit timer/event counter counting (free-running) with the internal clock input, the external pulse is input through the TI4 pin. Then the capture function is used to load the UC4 values into CAP1 and CAP2 at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TI4.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be $100 \times 0.8 = 80$ microseconds.




Figure 3.8 (13) Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD < CAP12M1, 0 > = 10), external interrupt INT4 occurs at the falling edge of TI4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

4 Time Difference Measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer/event counter (Timer 4) counting (free-running) with the internal clock, and load the UC4 value into CAP1 at the rising edge of the input pulse to TI4. Then the interrupt INT4 is generated.

Similarly, the UC4 value is loaded into CAP2 at the rising edge of the input pulse to TI5, generating the interrupt INT5.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up-counter value into CAP1 and CAP2 has been done.




Figure 3.8 (14) Time Difference Measurement

(5) Different Phased Pulses Output Mode

In this mode, signals with any different phase can be outputted by free-running upcounter UC4.

When the value in up-counter UC4 and the value in TREG4 (TREG5) match, the value in TFF4 (TFF5) is inverted and output to TO4 (TO5).

This mode can only be used by 16-bit timer 4.




Figure 3.8 (15) Phase Output

Cycles (counter overflow time) of the above output waves are listed below.

| | 16 MHz | 20 MHz |
|--------------------|------------|------------|
| φT1 | 32.768 ms | 26.214 ms |
| ϕ T4 | 131.072 ms | 104.856 ms |
| φ [′] T16 | 524.288 ms | 419.424 ms |

3.9 Stepping Motor Control/Pattern Generation Port

TMP96C031Z contains 2 channels (PG0 and PG1) of 4-bit hardware stepping motor control/pattern generation (herein after called PG) which actuate in synchronization with the (8-bit/16-bit) timers. The PG (PG0 and PG1) are shared in 8-bit I/O ports P6.

Channel 0 (PG0) is synchronous with 8-bit timer 0 or timer 1, 16-bit timer 4, channel 1 (PG1) is synchronous with 8-bit timer2 or timer3, 16-bit timer4, to update the output.

The PG ports are controlled by control registers (PG01CR) and can select either stepping motor control mode or pattern generation mode. Each bit of the P6 can be used as the PG port.

Channel 0 (PG0) and channel 1 (PG1) operate independently.

Except in the following case, both channels operate the same. Thus, channel 0 (PG0) is explained here.

Difference between PG0 and PG1 PG0 PG1 8-bit timer0, 1 8-bit timer2, 3 Timer trigger signal 16-bit timer4 16-bit timer4 P63/PG03 PG03 (P67/PG13) 1-2 excitation b3 **SA03** excitation b6 P62/PG02 PG02 (P66/PG12) b2 SA02 b5 P61/PG01 PG01 (P65/PG11) **b**1 **SA01** b4 PG00 P60/PG00 (P64/PG10) b0 **SA00**

Figure 3.9 (1) Pattern Generator / Stepping Motor Control Block Diagram

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|--------------------------|---|---------------|-------------|---------|---|--|-------------|--|----|--|
| PG01CR | bit Symbol | PAT1 | CCW1 | PG1M | PG1TE | PAT0 | ccw0 | PG0M | PG0TE | | |
| (004EH) | Read/Write | | R/ | W | | | R/ | w | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Function | PG1 write mode 0: 8-bit write 1: 4-bit write | Rotaing | 2excitation | trigger | PG0 write mode 0: 8-bit write 1: 4-bit write | PG0 Rotaing direction 0: Normal rotation 1: Reverse rotation | Noveitation | trigger input enable 0: disable | | |
| | | | | | | | | | | | |
| | | | | | PO | G0 Trigge | r input en | able | > | | |
| | | | | | | 0 Trigg | jer input c | lisable to | PG0 | | |
| | | | | | | 1 Trigg | jer input e | nable to | PG0 | | |
| | | | | 4(| | | 1/6 | | | | |
| | | → Set the operation mode of PG0 | | | | | | | | | |
| | | 0 1 or 2 excitation (full step) | | | | | | | | | |
| | | 1 1-2 excitation (half step) / PG mode | | | | | | | | | |
| | | | | | < | | | (n - 1) | | | |
| | | | | | | | ng motor ection cor | | | | |
| | 4 | | | | | ····· | nal rotatio | | de | | |
| | | | \Rightarrow | | | 1 Reve | rse rotatio | on | | | |
| | Selecting PG0 write mode | | | | | | | | | | |
| | | | | (| | 0 8-bit write | | | | | |
| | | | | | | | - | | e register can | be | |

Figure 3.9 (2 a) Pattern Generation Control Register (PG01CR)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------|---|----------|--------|----------------------------|---|--|--|---|
| PG01CR | bit Symbol | PAT1 | CCW1 | PG1M | PG1TE | PAT0 | CCW0 | PG0M | PG0TE |
| (004EH) | Read/Write | | R/ | W | | | R/W | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Function | PG1 write mode 0: 8-bit write 1: 4-bit write | Rotaing | 1: 1-2 | trigger input enable | PG0 write mode 0: 8-bit write 1: 4-bit write | Rotaing | evcitation | trigger input enable 0: disable 1: enable |
| | | L | <u> </u> | | | | | | |
| | | | | | See P(| 0 Trigg 1 Trigg 2 the ope 0 1 or 2 1 1-2 e | rinput ena ger input e ger input e ration mo 2 excition (xcitation (ng motor ection cor | de of PG1 (full step) half step) | |
| | | (()/, | | | | Norn | nal rotatio | n / PG mod | de |
| | | | | | | 1 Reverse rotation | | | |
| | 5/2 | , | ▽ | | → Se | electing P | G1 write m | node | |
| | | | | 1 | | 0 8-bit | write | | |
| | | | | | | | - | | e register can be |

Figure 3.9 (2 b) Pattern Generation Control Register (PG01CR)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|-------------|-----------|--------------------|-------------|----------|-------------------------|------|------|----------|--|
| PG0REG | bit Symbol | PG03 | PG02 | PG01 | PG00 | SA03 | SA02 | SA01 | SA00 | |
| (004CH) | Read/Write | | V | V | | R/W | | | | |
| | After reset | 0 | 0 | 0 | 0 | Undefined | | | | |
| | Function | latch reg | ister ng the P6 | that is set | to the \ | Shift alte For the P | | | register | |

Prohibit Read modify write

Figure 3.9 (3) Pattern Generation 0 Register (PG0REG)

| | | 7 | 6 | 5 | 4 | 3 | 2(// 1 | 0 | |
|---------|-------------|-----------|-------------------|--|-----------------|------|--|-------------|--|
| PG1REG | bit Symbol | PG13 | PG12 | PG11 | PG10 | SA13 | SA12 SA11 | SA10 | |
| (004DH) | Read/Write | | | w | | R/W | | | |
| | After reset | 0 | 0 | 0 | 0 | | Undefined | | |
| | Function | latch reg | ster ng the Pe | on 1 (PG1) of that is set to read-ou | to the γ | | nate register 1 5 mode (4-bit write | e) register | |

Prohibit Read modify write

Figure 3.9 (4) Pattern Generation 1 Register (PG1REG)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-------------|------------|---|---|------------------------|--|--|------------|---|
| T45CR | bit Symbol | - | | | | PG1T | PG0T | | DB4EN |
| 003AH) | Read/Write | R/W | | | | R/ | : W | | R/W |
| | After reset | 0 | | | | 0 | 0 | | 0 |
| | Function | Fix at "0" | | | | PG1 Shift trigger 0:8-bit timer trigger (timer2, 3) 1:16-bit timer trigger (timer4) | PG0 Shift trigger 0:8-bit timer trigger (timer0, 1) 1:16bit timer trigger (timer4) | Z) } | Double buffer of TREG4 0: Disable 1: Enable |
| | | | | | DB6EN : C DB4EN : C | ouble buf O Disab Double buf Double buf electing PC | le fer of TRE fer of TRE | GG6 GG4 | 0.1) |
| | | | > | | So | 1 16-bi | t timer tri G1 shift tri timer trig | gger (time | er 4) |
| <u> </u> | | | | | → W | /rite "0" to | o this bit, v | when this | register is n |

Figure 3.9 (5) 16-bit Timer Trigger Control Register (T45CR)




Figure 3.9 (6) Connection of Timer and Pattern Generator

(1) Pattern Generation Mode

PG functions as a pattern generation according to the setting of PG01CR <PAT1> / <PAT0>. In this mode, writing from CPU is executed only on the shifter alternate register. Writing a new data should be done during the interrupt operation of the timer for shift trigger and a pattern can be output, synchronous with the timer.

In this mode, set PG01CR<PG0M>and<PG1M>to 1, and PG01CR <CCW0> and <CCW1>to 0.

The output of this pattern generator is output to port 6; since port and functions can be switched on a bit basis using port function control register P6CRL/P6CRH, any port pin can be assigned to pattern generator output.

Figure 3.9 (7) shows the block diagram of this mode.




Figure 3.9 (7) Pattern generation mode timing example





Figure 3.9 (7) Pattern Generation Mode Block Diagram (PG0)

In this pattern generation mode, only writing the output latch is disabled by hardware, but other functions do the same operation as 1-2 excitation in stepping motor control port mode. Accordingly, the data shifted by trigger signal from a timer must be written before the next trigger signal is output.

(2) Stepping Motor Control Mode

① 4-phase 1-Step/2-Step Excitation

Figure 3.9 (8) and Figure 3.10 (9) show the output waveforms of 4-phase 1 excitation and 4-phase 2 excitation, respectively when channel 0 (PG0) is selected.



Note: bn indicates the initial value of PGOREG ← b7 b6 b5 b4××××

Initial value PG0REG \leftarrow 0100 \times \times \times

Trigger signal from timer b5 /b6 b4 b4 b7 PG00 (P60) ъ́7 b6 b5 PG01 (P61) b7 b5 b6 b4 PG02 (P62) b4 b5 b6 b7 PG03 (P63)

Normal Rotation

2 Reverse Rotation

010289

Figure 3.9 (8) Output Waveforms of 4-Phase 1-step Excitation (Normal Rotation and Reverse Rotation)




Figure 3.9 (9) Output Waveforms of 4-Phase 2-step Excitation (Normal Rotation)

The operation when channel 0 is selected is explained below.

The output latch of PGO (also used as P6) is shifted at the rising edge of the trigger signal from the timer to be output to the port.

The direction of shift is specified by PG01CR < CCW0 >: Normal rotation $(PG00 \rightarrow PG01 \rightarrow PG02 \rightarrow PG03)$ when < CCW0 > is set to "0"; reverse rotation $(PG00 \leftarrow PG01 \leftarrow PG02 \leftarrow PG03)$ when "1". 4-phase 1-step excitation will be selected when only one bit is set to "1" during the initialization of PG, while 4-phase 2-step excitation will be selected when two consecutive bits are set to "1".

The value in the shift alternate registers are ignored when the 4-phase 1-step/2-step excitation mode is selected.

Figure 3.10 (10) shows the block diagram.





Figure 3.9 (10) Block Diagram of 4-Phase 1-step Excitation/2-step Excitation (Normal Rotation)

② 4-Phase 1-2 step Excitation

Figure 3.9 (11) shows the output waveforms of 4-phase 1-2 step excitation when channel 0 is selected.



Note: bn denotes the initial value PG0REG ← b7 b6 b5 b4 b3 b2 b1 b0

Trigger signal from timer \b5 b2 b6 b0 b1 b3 b7 b4 PG00 (P60) (b6 b7 b5 b2 b3 b0 b4 b1 PG01 (P61) b6/ b3 b7 b0 b4 b1 b5 b2 PG02 (P62) b1 b5 b2 b6 b3 b0 PG03 (P63)

Normal Rotation

Initial value PG0REG ← 10001100

Reverse Rotation

Figure 3.9 (11) Output Waveforms of 4-Phase 1-2 step Excitation (Normal Rotation and Reverse Rotation)

The initialization for 4-phase 1-2 step excitation is as follows.

By rearranging the initial value "b7 b6 b5 b4 b3 b2 b1 b0" to "b7 b3 b6 b2 b5 b1 b4 b0", the consecutive 3 bits are set to "1" and other bits are set to "0" (positive logic).

For example, if b7, b3, and b6 are set to "1", the initial value becomes "11001000", obtaining the output waveforms as shown in Figure 3.10 (11).

To get an output waveform of negative logic, set values 1's and 0's of the initial value should be inverted. For example, to change the output waveform shown in Figure 3.10 (11) into negative logic, change the initial value to "00110111".

The operation will be explained below for channel 0.

The output latch of PG0 (shared by P6) and the shifter alternate register (SA0) for Pattern Generation are shifted at the rising edge of trigger signal from the timer to be output to the port. The direction of shift is set by PG01CR < CCW0 >.

Figure 3.10 (12) shows the block diagram.




Figure 3.9 (12) Block Diagram of 4-Phase 1-2 step Excitation (Normal Rotation)

Setting example: To drive channel 0 (PG0) by 4-phase 1-2 step excitation (normal rotation) when timer 0 is selected, set each register as follows.

```
7 6 5 4 3 2 1 0
TRUN
       ← - X - - - - 0
                                 Stop timer 0, and clear it to zero.
       ← 0 0 X X - - 0 1
TMOD
                                 Set 8-bit timer mode and select \phiT1 as the input clock of timer 0.
                                 Clear TFF1 to zero and enable the inversion trigger by timer 0.
TFFCR ← X X X 0 1 0 1 0
       TREG0
                                 Set the cycle in timer register.
P6CRL + 1 0 1 0 1 0 1 0
                                 Set P60 to P63 bits to PG output.
                                 Select PG0 4-phase 1-2 step excitation mode and normal rotation.
PG01CR ← - - - 0 0 1 1
PGOREG ← 1 1 0 0 1 0 0 0
                                 Set an initial value.
TRUN
      ← 1 X - - - - 1
                                 Start timer 0.
```

Note: X; Don't care -; No change

(3) Trigger Signal From Timer

The trigger signal from the timer which is used by PG is not equal to the trigger signal of timer flip-flop (TFF1, TFF3 and TFF4, TFF5) and differs as shown in Table 3.10 (1) depending on the operation mode of the timer.

Table 3.9 (1) The Case of 8-bit Timer 0, 1 (Timer 2 and 3 operate the same)

| | (Timel 2 and 3 operat | e the summer |
|-------------------|---|---|
| | TFF1 inversion | PG shift |
| 8-bit timer mode | Selected by TFFCR TFF1IS > when the up- counter value matches TREG0 or TREG1 value. | · · · · · · |
| 16-bit timer mode | When the up-counter value matches with both TREGO and TREG1 values (The value of up-counter = TREG1*28 + TREGO) | ← |
| RPG output mode | When the up-counter value matches with both TREG0 and TREG1 | When the up-counter value matches TREG1 value (PPG cycle) |
| PWM output mode | When the up-counter value matches TREG0 value and PWM cycle. | Trigger signal for PG is not generated. |

Note: To shift PG, TFFCR < TFF1IE > must be set to "1" to enable TFF1 inversion.

Channel 1 of PG can be synchronized with the 16-bit timer Timer 4. In this case, the PG shift trigger signal from the 16-bit timer is output only when the up-counter UC 4 value matches TREG5.

When using a trigger signal from Timer4, set either T4FFCR<EQ5T4> or T4MOD <EQ5T5> to "1" and a trigger is generated when the value in UC4 and the value in TREG5 match.

(4) Application of PG and Timer Output

As explained "Trigger signal from timer", the timing to shift PG and invert TFF differs depending on the mode of timer. An application to operate PG while operating an 8-bit timer in PPG mode will be explained below.

To drive a stepping motor, in addition to the value of each phase (PG output), synchronizing signal is often required at the timing when excitation is changed over. In this application, port 6 is used as a stepping motor control port to output a synchronizing signal to the TO1 pin (shared by P70).




Figure 3.9 (13) Output Waveforms of 4-Phase 1-step Excitation

Setting example:


7 6/5/4 3/2 1 0 Stop timer 0, and clear it to zero. TRUN + 1 0 X X X X 0 1 Set timer 0 and timer 1 in PPG output mode and select **TMOD** ϕ T1 as the input clock. Enable TFF1 inversion and set TFF1 to "1". X X 0 0 1 1 X **TFFCR** Set the duty of TO1 to TREGO. TREG0 Set the cycle of TO1 to TREG1. TREG1 Assign P70 as TO1. P7CR Assign P60-63 as PG0. ←10101010 P6CRL PG01CR ← - - - 0 0 0 1 Set PG0 in 4-phase 1-step excitation mode. PGOREG ← * * Set an initial value. Start timer 0 and timer 1. TRUN

Note: X; Don't care -; No change

3.10 Serial Channel

TMP96C031Z contains 2 serial I/O channels for full duplex asynchronous transmission (UART) as well as for I/O extension.

The serial channel has the following operation modes.



In mode 1 and mode 2, a parity bit can be added. Mode 3 has wake-up function for making the master controller start slave controllers in serial link (multi-controller system).

Figure 3.10 (1) shows the data format (for one frame) in each mode.




Figure 3.10 (1) Data Formats

The serial channel has a buffer register for transmitting and receiving operations, in order to temporarily store transmitted or received data, so that transmitting and receiving operations can be done independently (full duplex).

However, in I/O interface mode, SCLK (serial clock) pin is used for both transmission and receiving, the channel becomes half-duplex.

The receiving data register is of a double buffer structure to prevent the occurrence of overrun error and provides one frame of margin before CPU reads the received data. The receiving data register stores the already received data while the buffer register receives the next frame data.

By using $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ (there is no $\overline{\text{RTS}}$ pin, so any 1 port must be controlled by software), it is possible to halt data send until the CPU finishes reading receive data every time a frame is received. (Handshake function)

In the UART mode, a check function is added not to start the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings.

When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the receiving data register and the CPU is requested to read the data, INTTX or INTRX interrupt occurs. Besides, if an overrun error, parity error, or framing error occurs during receiving operation, flag SCOCR/SC1CR < OERR, PERR, FERR > will be set.

The serial channel 0/1 includes a special baud rate generator, which can set any baud rate by dividing the frequency of 4 clocks (ϕ T0, ϕ T2, ϕ T8, and ϕ T32) from the internal prescaler (shared by 8-bit/16-bit timer) by the value 2 to 16.

In I/O interface mode, it is possible to input synchronous signals as well as to transmit or receive data by external clock.

3.10.1 Control Registers

The serial channel is controlled by 3 control registers SC0CR, SC0MOD and BR0CR. Transmitted and received data are stored in register SC0BUF.







Figure 3.10 (2) Serial Mode Control Register (channel 0, SC0MOD)



Note: Serial control register for channel 1 is SC1CR (55H).

Note: As all error flags are cleared after reading do not test only a single bit with a bittesting instruction.

Enable parity addition

Odd parity Even parity


Receving data bit 8

0 Prohibition (disable)

1 Permission (enable)

Addition / check of even parity

Figure 3.10 (3) Serial Control Register (channel, SCOCR)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.10 (4) Serial Channel Control (channel 0, BROCR)




Figure 3.10 (5) Serial Transmission / Receiving Buffer Registers (channel 0, SCOBUF)





Figure 3.10 (6) Serial Mode Control Register (Channel 1, SC1MOD)



Note: As all error flags are cleared after reading, do not test only a single bit with a bittesting instruction.

Figure 3.10 (7) Serial Control Register (Channel 1, SC1CR)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------|-------------|------------|---|------------|--|--------|--|-------------------------------|--------------|
| BR1CR | bit Symbol | _ | | BR1CK1 | BR1CK0 | BR1S3 | BR1S2 | BR1S1 | BR1S0 |
| BR1CR (0057H) | Read/Write | R/W | | | | R/ | W | | |
| | After reset | 0 | | 0 | 0 | 0 | 0 | 9 | 0 |
| | | Fix at "0" | | 00: φT0 (1 | ⁻ c/4) | | | | |
| | Function | | | 01: φT2 (1 | c/16) | Settin | ng of the D | vided frequ | uency |
| | runction | | | 10: øT8 (1 | c/64) | | | | |
| | | | | 11: φT32 | (fc/256) | | | | |
| | | | | | | | | J) | |
| | | | | | | ge C | 0000 16.00001 Do 00001 Do 0010 to 2 to | divided n't set | |
| | | | | (| | | | e input cloci nal clock ø⊺ | k of baud ra |
| | | | | | \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | // | | nal clock ϕ 1 | |
| | | | | |) | | 10 Inter | nal clock φΤ | Г8 (fc/64) |
| | | | 6 | | / | | 11 Inter | nal clock φT | Г32 (fc/256) |

Note: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Figure 3.10 (8) Baud Rate Generator Control Register (channel 0, BROCR)




Figure 3.10 (9) Serial Transmission / Receiving Buffer Registers (channel 1, SC1BUF)





Figure 3.10 (10) Port 6, 7 Control Registers



3.10.2 Configuration

Figure 3.10 (12) shows the block diagram of the serial channel 0.




Figure 3.10 (12) Block Diagram of the Serial Channel 0

---- Serial clock generation circuit ------BR1CR < BR1CK1, 0 > TOOTRG (Timer 0 comparator output) UART ector ectol SIOCLK ϕ T0 (fc/4) Prescaler φT2 (fc/16) ¦φT8 (fc/64) Sel Sel ¦_φΤ32 (fc/256) Baud rate SC1MOD SC1MOD generator <SM1,0> <SC1, 0> $|_{\phi}$ 1 (fc/2) – ector ÷ 2 I/O interface mode Sel SCLK1 input (Shared by P76) SC1MOD <10C> SCLK1 🛚 Output INTRX1 INTTX1 (Shared by P76) SC1MOD Serial channel Transmission Receive counter (UART only ÷ 16) counter (UART only ÷ 16) <WU>→ interrupt There isn't in control channel 0 TXDCLK ¥ RXDCLK ₩ SC1MOD Receive Transmission <RXE control control SC1CR <PE> <EVEN> Parity control RxD0 □ Receive buffer1(Shift register) (Shared by P75) Receive buffer2 (SC1BUF) Error flag >□ TxD0 RB8 TB8 Transmission buffer (SC1BUF) (Shared by P74) SC1CR Internal bus Figure 3.10 (13) Block Diagram of the Serial Channel 1

Figure 3.10(13) shows the block diagram of the serial channel 1.

① Baud Rate Generator

Baud rate generator comprises a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator, ϕ T0 (fc/4), ϕ T2 (fc/16), ϕ T8 (fc/64), or ϕ T32 (fc/256) is generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register BR0CR/BR1CR<BR0CK1, 0/BR1CK1, 0>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 2 to 16 values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

• UART mode

• I/O interface mode

Transfer rate =
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divisor of baud rate generator}} \div 2$$

The relation between the input clock and the source clock (fc) is as follows.

$$\phi$$
T0=fc/4
 ϕ T2=fc/16
 ϕ T8=fc/64
 ϕ T32=fc/256

Accordingly, when source clock fc is 12.288 MHz, input clock is ϕ T2 (fc/16), and frequency divisor is 5, the transfer rate in UART mode becomes as follows:

Transfer rate =
$$\frac{\text{fc/16}}{5}$$
 ÷ 16
= $12.288 \times 10^6 / 16 / 5 / 16 = 9600 \text{ (bps)}$

Table 3.10(1) shows an example of the transfer rate in UART mode.

Also with 8-bit timer 0, the serial channel can get a transfer rate. Table 3.10(2) shows an example of baud rate using timer 0.

Table 3.10 (1) Selection of Transfer Rate (1) (When Baud Rate Generator Is Used)
Unit (Kbps)

| | | | | | Offit (Kbps) |
|-----------|-------------------------------|---------------|----------------|----------------|------------------|
| fc [MHz] | Input clock Frequency divisor | φT0 (fc/4) | φT2 (fc/16) | φT8 (fc/64) | φT32 (fc/256) |
| 9.830400 | 2 | 76.800 | 19.200 | 4.800 | 1.200 |
| 1 | 4 | 38.400 | 9.600 | 2.400 | 0.600 |
| 1 | 8 | 19.200 | 4.800 | 1)200 | 0.300 |
| 1 | 0 | 9.600 | 2.400 | 0.600 | 0.150 |
| 12.288000 | 5 | 38.400 | 9.600 | 2.400 | 0.600 |
| 1 | А | 19.200 | 4.800 | 1.200 | 0.300 |
| 14.745600 | 3 | 76.800 | 19.200 | 4.800 | 1.200 |
| 1 | 6 | 38.400 | 9.600 | 2.400 | 0.600 |
| 1 | С | 19.200 | 4.800 | 1.200 | 0.300 |

Note: Transfer rate in I/O interface mode is 8 times as fast as the values given in the above table.

| | | | | | · · · |
|----------|---------------|-----------|---------------|----------|--------------|
| TREGO fc | 12.288 MHz | 12 MHz | 9.8304 MHz | 8 MHz | 6.144 MHz |
| 1H | 96 | | 76.8 | 62.5 | 48 |
| 2H | 48 | | 38.4 | 31.25 | 24 |
| 3H | 32 | 31.25 | (6) | | 16 |
| 4H | (24/\) | | 19.2 | | 12 |
| 5H | 19.2 | ~ (7) | 7 | | 9.6 |
| 8H | 12 | | 9.6 | | 6 |
| АН | 9.6 | |) | | 4.8 |
| 10H/> | 6 | | 4.8 | | 3 |
| 14H | 4.8 | > | | | 2.4 |

How to calculate the transfer rate (when timer 0 is used):

Transfer rate =
$$\frac{fc}{TREG0 \times 8 \times 16}$$
 (When Timer 0 (input clock $\phi T1$) is used)

Input clock of timer 0

$$\phi T1 = fc/8$$

 $\phi T4 = fc/32$
 $\phi T16 = fc/128$

Note: Timer 0 match detect signal cannot be used as the transfer clock in I/O interface mode.

2 Serial Clock Generation Circuit

This circuit generates the basic clock for transmitting and receiving data.

• I/O interface mode (channel 1 only)

When in SCLK output mode with the setting of SC1CR < IOC> = "0", the basic clock will be generated by dividing by 2 the output of the baud rate generator described before. When in SCLK input mode with the setting of SC1CR < IOC> = "1", the rising edge or falling edge will be detected according to the setting of SC1CR < SCLKC> register to generate the basic clock.

Asynchronous Communication (UART) mode

According to the setting of SCOCR and SC1CR <SC1, 0>, the above baud rate generator clock, internal clock ϕ 1 (500 K bps @ fc=16 MHz), or the match detect signal from timer 0 will be selected to generate the basic clock SIOCLK.

③ Receiving Counter

The receiving counter is a 4-bit binary counter used in asynchronous communication (UART) mode and counts up by SIOCLK clock. 16 pulses of SIOCLK are used for receiving 1 bit of data, and the data bit is sampled three times at 7th, 8th and 9th clock.

With the three samples, the received data is evaluated by the rule of majority.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated that the received data is "0".

- Receiving Control
 - I/O interface mode (channel 1 only)

When in SCLK1 output mode with the setting of SC1CR < IOC > = "0", RxD1 signal will be sampled at the rising edge of shift clock which is output to SCLK pin.

When in SCLK input mode with the setting SC1CR<IOC>="1" RxD1 signal will be sampled at the rising edge or falling edge of SCLK input according to the setting of SC1CR<SCLKS> register.

Asynchronous communication (UART) mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as start bit and the receiving operation is started.

Data being received are also evaluated by the rule of majority.

⑤ Receiving Buffer

To prevent overrun error, the receiving buffer has a double buffer structure.

Received data are stored one bit by one bit in the receiving buffer 1 (shift register type). When 7-bit or 8-bit of data is stored in the receiving buffer 1, the stored data are transferred to another receiving buffer 2 (SC0BUF/SC1BUF), generating an interrupt INTRX0/INTRX1. The CPU reads only receiving buffer 2 (SC0BUF/SC1BUF). Even before the CPU reads the receiving buffer 2 (SC0BUF/SC1BUF), the received data can be stored in the receiving buffer 1. However, unless the receiving buffer 2 (SC0BUF/SC1BUF) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of the receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SC0CR<RB8> SC1CR<RB8> is still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SCOCR<RB8>/SC1CR<RB8>.

When in 9-bit UART mode, the wake-up function of the slave controllers is enabled by setting SC0MOD<WU>/SC1MOD<WU> to "1", and interrupt INTRX0/INTRX1 occurs only when SC0CR<RB8>/SC1CR<RB8>is set to "1".

6 Transmission Counter

Transmission counter is a 4-bit binary counter which is used in asynchronous communication (UART) mode and, like a receiving counter, counts by SIOCLK clock, generating TxDCLK every 16 clock pulses.



Figure 3.10 (14) Generation of Transmission Clock

- Transmission Controller
 - I/O interface mode (channel 1 only)

In SCLK output mode with the setting of SC1CR<IOC>="0", the data in the transmission buffer are output bit by bit to TxD1 pin at the rising edge of shift clock which is output from SCLK1 pin.

In SCLK input mode with the setting of SC1CR<IOC>="1", the data in the transmission buffer are output bit by bit to TxD1 pin at the rising edge or falling edge of SCLK input according to the setting of SC1CR<SCLKC> register.

Asynchronous communication (UART) mode

When transmission data are written in the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TxDCLK, generating a transmission shift clock TxDSFT.

Handshake function

Serial channel 0 has a $\overline{\text{CTS0}}$ pin. Using this pin, data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake function is enabled/disabled by SC0MOD<CTSE>.

When the $\overline{\text{CTS0}}$ pin goes high, after completion of the current data send, data send is halted until the $\overline{\text{CTS0}}$ pin goes low again. The INTTX0 Interrupts are generated, requests the next send data to the CPU.

Though there is no \overline{RTS} pin, a handshake function can be easily configured by setting any port assigned to the \overline{RTS} function. The \overline{RTS} should be output "High" to request data send halt after data receive is completed by a software in the RXD interrupt routine.





Figure 3.10 (15) Handshake Function



Note 1: If the CTS signal falls during transmission, the next data is not sent after the completion of the current transmission.

Note 2: Transmission starts at the first TxDCLK clock fall after the $\overline{\text{CTS}}$ signal falls.

Figure 3.10 (16) Timing of CTS (Clear to send)

(8) Transmission Buffer

Transmission buffer (SC0BUF/SC1BUF) shifts out and sends the transmission data written from the CPU from the least significant bit (LSB) in order, using transmission shift clock TxDSFT which is generated by the transmission control. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX0/INTTX1 interrupt.

Parity Control Circuit

When serial channel control register SC0CR < PE > /SC1CR < PE > is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SC0CR < EVEN > / SC1CR < EVEN > register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SC0BUF/SC1BUF, and data are transmitted after being stored in SC0BUF<TB7>/SC1BUF<TB7> when in 7-bit UART mode while in SC0MOD <TB8> / SC1MOD <TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before transmission data are written in the transmission buffer.

For receiving, data are shifted in the receiving buffer 1, and parity is added after the data are transferred in the receiving buffer 2 (SC0BUF/SC1BUF), and then compared with SC0BUF < RB7 > /SC1BUF < RB7 > when in 7-bit UART mode and with SC0MOD < RB8 > /SC1MOD < RB8 > when in 8-bit UART mode. If they are not equal, a parity error occurs, and SC0CR < PERR > /SC1CR < PERR > flag is set.

Error Flag

Three error flags are provided to increase the reliability of receiving data.

1. Overrun error <OERR>

If all bits of the next data are received in receiving buffer 1 while valid data are stored in receiving buffer 2 (SCBUF0/1), an overrun error will occur.

2. Parity error < PERR>

The parity generated for the data shifted in receiving buffer 2 (SCBUF0/1) is compared with the parity bit received from RxD pin. If they are not equal, a parity error occurs.

3. Framing error < FERR>

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.

① Generating Timing

1) UART mode

Receiving

| Mode | 9-Bit | 8-Bit + parity | 8-Bit, 7-Bit + parity, 7-Bit |
|----------------------|-------------------------------|------------------------------------|------------------------------|
| Interrupt timing | Center of last bit (Bit 8) | Center of last bit (parity bit) | Center of stop bit |
| Framing error timing | Center of stop bit | Center of stop bit | Center of stop bit |
| Parity error timing | _ | Center of last bit (parity bit) | Center of stop bit |
| Overrun error timing | Center of last bit (Bit 8) | Center of last bit (parity bit) | Center of stop bit |

Transmitting

| Mode | 9-Bit 8-Bit + parity 8-Bit, 7-Bit + parity, 7-Bit |
|------------------|---|
| Interrupt timing | Just before stop bit is transmitted. ← |

2) I/O interface mode

| Transmission | SCLK output mode | Immediately after rise of last SCLK signal. (See figure 3.10 (19).) |
|---------------------|------------------|---|
| Interrupt timing | SCLK input mode | Immediately after rise of last SCLK signal (rising mode), or immediately after fall in falling mode. (See figure 3.10 (20).) |
| Receiving | SCLK output mode | Timing used to transfer received data to data receive buffer 2 (SC1BUF) (that is, immediately after last SCLK). (See figure 3.10 (21).) |
| Interrupt timing | SCLK input mode | Timing used to transfer received data to data receive buffer 2 (SC1BUF) (that is, immediately after last SCLK). (See figure 3.10 (22).) |

3.10.3 Operational Description

(1) Mode 0 (I/O interface mode)

This mode is used to increase the number of I/O pins of for transmitting or receiving data to or from the external shifter register.

This mode includes SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.10 (17) Example of SCLK Output Mode Connection




Figure 3.10 (18) Example of SCLK Input Mode Connection

① Transmission

In SCLK output mode, 8-bit data and synchronous clock are output from TxD pin and SCLK pin, respectively, each time the CPU writes data in the transmission buffer. When all data is output, INTES1<ITX1C> will be set to generate INTTX1 interrupt.




Figure 3.10 (19) Transmitting Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK output mode, 8-bit data are output from TxD1 pin when SCLK input becomes active while data are written in the transmission buffer by CPU.

When all data are output, INTES1<ITXIC> will be set to generate INTTX1 interrupt.




Figure 3.10 (20) Transmitting Operation in I/O Interface Mode (SCLK Input Mode)

2 Receiving

In SCLK output mode, synchronous clock is outputted from SCLK pin and the data are shifted in the receiving buffer 1 whenever the receive interrupt flag INTES1<IRX1C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred in the receiving buffer 2 (SC1BUF) at the timing shown below, and INTES1<IRX1C> will be set again to generate INTRX1 interrupt.




Figure 3.10 (21) Receiving Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK input mode, the data is shifted in the receiving buffer 1 when SCLK input becomes active while the receive interrupt flag INTES1 <IRX1C> is cleared by reading the received data. When 8-bit data is received, the data will be shifted in the receiving buffer 2 (SC1BUF) at the timing shown below, and INTES1 <IRX1C> will be set again to generate INTRX interrupt.




Figure 3.10 (22) Receiving Operation in I/O Interface Mode (SCLK Input Mode)

Note: For data receiving, the system must be placed in the receive enable state (SCMOD < RXE > = "1")

(2) Mode 1 (7-bit UART Mode)

7-bit mode can be set by setting serial channel mode register SC0MOD <SM1,0> / SC1MOD <SM1,0> to "01".

In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register SC0CR<PE>/SC1CR<PE>, and even parity or odd parity is selected by SC0CR <EVEN>/SC1CR<EVEN> when <PE> is set to "1" (enable).

Setting example: When transmitting data with the following format, the control registers should be set as described below. Channel 0 is explained here.



 \leftarrow Direction of transmission (transmission rate: 2400 bps @ fc = 12.288 MHz)

```
7 6 5 4 3 2 1 0
                                  Select P60 as the TxD pin.
P6CRL ← - - - - - 1 1
                                  Set 7-bit UART mode
SCOMOD \leftarrow X 0 - X 0 1 0 1
SCOCR ← X 1 1 X X X 0 0
                                  Add an even parity.
                                   Set transfer rate at 2400 bps.
BROCR ← 0 X 1 0 0 1 0 1
                                  Start the prescaler for the baud rate generator.
       ← X X 1 - - - -
TRUN
                                  Enable INTTX0 interrupt and set interrupt level 4.
INTESO ← 1 1 0 0 - -
SC0BUF ← * * * * *
                                  Set data for transmission.
```

Note: X; Don't care ; No change

(3) Mode 2 (8-bit UART Mode)

8-bit UART mode can be specified by setting SC0MOD<SM1,0>/SC1MOD<SM1, 0> to "10". In this mode, parity bit can be added, the addition of a parity bit is enabled or disabled by SC0CR<PE>/SC1CR<PE>, and even parity or odd parity is selected by SC0CR<EVEN>/SC1CR<EVEN> when <PE> is set to "1" (enable).

Setting example: When receiving data with the following format, the control register should be set as described below.



Main setting

```
7 6 5 4 3 2 1 0

P6CRL ← - - - - 0 0 - - Select P61 (RxD) as the input pin.

SC0MOD ← - 0 1 X 1 0 0 1 Enable receiving in 8-bit UART mode.

SC0CR ← X 0 1 X X X 0 0 Add an odd parity.

BR0CR ← 0 X 0 1 0 1 0 1 Set transfer rate at 9600 bps.

TRUN ← X X 1 - - - - - Start the prescaler for the baud rate generator.

INTES0 ← - - - - 1 1 0 0 Enable INTTX0 interrupt and set interrupt level 4.
```

Interrupt processing

```
Acc ← SCOCR AND 00011100

if Acc ≠ 0 then ERROR

Acc ← SCOBUF

Note: X; Don't care

Check for error.

Read the received data:

-; No change
```


(4) Mode 3 (9-bit UART Mode)

9-bit UART mode can be specified by setting SC0MOD < SM1,0 > /SC1MOD < SM 1, 0 > to "11". In this mode, parity bit cannot be added.

For transmission, the MSB (9th bit) is written in SCMOD <TB8>, while in receiving it is stored in SCCR<RB8>. For writing and reading the buffer, the MSB is read or written first then SC0BUF/SC1BUF.

Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SC0MOD < WU > /SC1MOD < WU > to "1". The interrupt INTRX1/INTRX0 occurs only when <math>< RB8 > = 1.




Note: TxD pin of the slave controllers must be in open drain output mode.

Figure 3.10 (23) Serial Link Using Wake-Up Function

Protocol

① Select the 9-bit UART mode for the master and slave controllers.

- ② Set SC0MOD<WU>/SC1MOD<WU> bit of each slave controller to "1" to enable data receiving.
- The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8) < TB8 > is set to "1".




- 4 Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- The master controller transmits data to the specified slave controller whose SC0MOD<WU>/SC1MOD<WU> bit is cleared to "0". The MSB (bit 8)<TB8> is cleared to "0".



6 The other slave controllers (with the <WU> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or <RB8>) are set to "0" to disable the interrupt INTRX0/INTRX1.

The slave controllers (WU=0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting example: To link two slave controllers serially with the master controller, and use the internal clock $_{\phi}1$ (fc/2) as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 is used for the purposes of explanation.

Setting the master controller

Main

P6CRL ← - - - 0 0 1 1

. .

Select P60 as TxD pin and P61 as RxD pin.

INTESO \leftarrow 1 1 0 0 1 1 0 1

Enable INTTX0 and set the interrupt level 4.

 $SCOMOD \leftarrow 1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 0$

Enable INTTX0 and set the interrupt level 5. Set ϕ 1 (fc/2) as the transmission clock in 9-bit UART mode.

SCOBUF + 0 0 0 0 0 0 0 1

Set the select code for slave controller 1.

INTTX0 interrupt

SCOMOD ← 0 -SCOBUF ← * * Sets TB8 to "0".

Set data for transmission.

• Setting the slave controller 2

Main(

P6CRL ← - - - 0 0 1 1

INTESO $\leftarrow 1 \ 1 \ 0 \ 1 \ 1 \ 1 \ 0$

SCOMOD + 0 0 1 1 1 1 1 0

Select P61 as RxD pin and P60 as TxD pin (open drain output).

Enable INTRX0 and INTTX0.

Set <WU> to "1" in the 9-bit UART transmission mode with transfer clock ϕ 1 (fc/2).

INTRX0 interrupt

Acc ← SCOBUF

if Acc = Select code

Then $SCOMOD4 \leftarrow - - - 0 - - - - Clear < WU > to "0"$.

3.11 Analog/Digital Converter

TMP96C031Z contains a high-speed analog / digital converter (A/D converter) with 4-channel analog input that features 6-bit successive approximation.

Figure 3.11 (1) shows the block diagram of the A/D converter. 4-channel analog input pins (AN0 to AN3) are shared by input-only port P5 and so can be used as input port.




Figure 3.11 (1) Block Diagram of A/D Converter

Note: To lower the power supply current in IDLE or STOP mode, depending on the timing, standby mode can be entered with the internal comparator in enable state. Thus, stop A/D conversion before executing the HALT instruction.

The ladder resistor between VREF- GND cannot be disconnected internally. Therefore, IREF will flow regardless of the mode.

3.11.1 Control Register




Figure 3.11 (2) A/D Converter Mode Register (ADMOD)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------------|-------------|-----|-------------|--------------|--------------|---------------|---------|-------------------|---------------|
| | bit Symbol | | | | _ | | | | |
| ADREG0 (0060H) | Read/Write | | | | R | | | | |
| (00001) | After reset | | | Undi | ifined | | | | |
| | Function | Cha | nnel 0 of A | /D conversi | on result re | egister is st | ored. | | \rightarrow |
| | | | Register | for saving | an A/D swit | tch value f | or AN0 | 775 | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | \mathcal{L}_{1} | 0 |
| 4 DDEC4 | bit Symbol | | | | _ | | | | |
| ADREG1 (0061H) | Read/Write | | | | R | | | / | |
| (000111) | After reset | | | Undi | ifined | | | | |
| | Function | Cha | nnel 1 of A | /D conversi | on result re | egister is st | ored. | | () |
| | | | Register | for saving | an A/D swit | tch value f | or AN1 | > (| |
| | | 7 | 6 | 5 | 4 | 3 | 2 | | 76/ |
| | bit Symbol | | | | (| | | | |
| ADREG2 (0062H) | Read/Write | | | | R | \searrow | | | |
| (000211) | After reset | | | | ifined | | | , | |
| | Function | Cha | nnel 2 of A | /D conversi | on result re | egister is st | ored. |)) | |
| | | | Register | r for saving | an A/D swi | tch value f | for AN2 | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | bit Symbol | | | | _ | \wedge | | | |
| ADREG3 (0063H) | Read/Write | | |)) | R _ | | | | |
| (1000311) | After reset | | | Undi | ifined | (3) | • | | |

Register for saving an A/D switch value for AN3

Figure 3.11 (3) Register for saving an A/D switch value (ADREG0 to 3)

Channel 3 of A/D conversion result register is stored.

Function

3.11.2 Operation

(1) Analog Reference Voltage

High analog reference voltage is applied to the VREF pin.

The reference voltage between VREF and GND is divided by 64 using ladder resistance, and compared with the analog input voltage for A/D conversion.

(2) Analog Input Channels

Analog input channel is selected by ADMOD<ADCH1,0>. However in fixed analog input mode, one channel is selected by ADMOD<ADCH1,0> among four pins: AN0 to AN3.

In analog input channel scan mode, the number of channels to be scanned from AN0 is specified by ADMOD<ADCH1,0>, such as AN0 \rightarrow AN1, AN0 \rightarrow AN1 \rightarrow AN2, and AN0 \rightarrow AN1 \rightarrow AN3.

When reset, A/D conversion channel register will be initialized to ADMOD<ADCH1,0>=00, so that ANO pin will be selected.

The pins which are not used as analog input channel can be used as ordinary input port P5.

(3) Starting A/D Conversion

A/D conversion starts when A/D conversion register ADMOD<ADS> is written "1". When A/D conversion starts, A/D conversion busy flag ADMOD<ADBF> which indicates "A/D conversion is in progress" will be set to "1".

(4) A/D Conversion Mode/

Both fixed A/D conversion channel mode and A/D conversion channel scan mode have two conversion modes, i.e., single and repeat conversion modes.

In fixed channel repeat mode, conversion of specified one channel is executed repeatedly.

In scan repeat mode, scanning from AN0, $\cdots \rightarrow$ AN3 is executed repeatedly.

A/D conversion mode is selected by ADMOD < REPET, SCAN >.

When A/D conversion changes to the halt state of IDLE and STOP mode, even if in A/D converting state, A/D converter immediately stops the operation. After releasing the halt, the conversion does not restart.

(5) A/D Conversion Speed Selection

There are two A/D conversion speed modes: high speed mode and low speed mode. The selection is executed by ADMOD < ADCS > register.

When reset, ADMOD<ADCS> will be initialized to "0", so that high speed conversion mode will be selected.

(6) A/D Conversion End and Interrupt

• A/D conversion single mode

ADMOD < EOCF > for A/D conversion end will be set to "1", ADMOD < ADBF > flag will be reset to "0", and INTAD interrupt will be enabled when A/D conversion of specified channel ends in fixed conversion channel mode or when A/D conversion of the last channel ends in channel scan mode.

(7) Storing the A/D Conversion Result

The results of A/D conversion are stored in ADREG0 to ADREG3 registers for each channel. In repeat mode, the registers are updated whenever conversion ends.

ADREG0 to ADREG3 are read-only registers,

(8) Reading the A/D Conversion Result

The results of A/D conversion are stored in ADREG0 to ADREG3 registers. When the contents of one of ADREG0 to ADREG3 registers are read, ADMOD<EOCF> will be cleared to "0".

Setting example: ① When the analog input voltage of the AN3 pin is A/D converted and the result is stored in the memory address FF10H by A/D interrupt INTAD routine

Main setting

INTEOAD ← 1 1 0 0 X X X X Enable INTAD and set interrupt level 4.

ADMOD ← X X 0 0 0 1 1 1 Specify AN3 pin as an analog input channel and starts A/D conversion in high speed mode.

INTAD routine

Setting example: ② When the analog input voltage of AN0 to AN2 pin is A/D converted in high speed conversion channel scan repeat mode.

```
INTEOAD ( 1 0 0 0 X X X X Disable INTAD.

ADMOD ( X X 1 1 0 1 1 0 Start the A/D conversion of analog input channels AN0 to AN2 in the high-speed scan repeat mode.
```

Note: X; Don't care -; No change

3.12 Watchdog Timer (Runaway Detecting Timer)

TMP96C031Z is containing watchdog timer of Runaway deteting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt to notify the CPU of the malfunction, and outputs 0 externally from watchdog timer out pin WDT to notify the peripheral devices of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset. A built-in function is used to stop the WDT count at bus release request (BUSRQ).

3.12.1 Configuration

Figure 3.12 (1) shows the block diagram of the watchdog timer (WDT).




Figure 3.12 (1) Block Diagram of Watchdog Timer

The watchdog timer is a 22-stage binary counter which uses $\phi(\text{fc/2})$ as the input clock. There are four outputs from the binary counter: $2^{16}/\text{fc}$, 2^{18}fc , $2^{20}/\text{fc}$, and $2^{22}/\text{fc}$. Selecting one of the outputs with the WDMOD register generates a watchdog interrupt, and outputs watchdog timer out when an overflow occurs.

Since the watchdog timer out pin (WDTOUT) outputs "0" due to a watchdog timer overflow, the peripheral devices can be reset.

Clearing the watchdog timer (by writing the clear code (4EH) to the WDCR) after disabling it sets 0 output to 1. (Program example)

LDW (WDMOD), 0B100H ; disables watchdog timer.

LD (WDCR), 4EH ; writes clear code.

SET 7, (WDMOD) ; enables watchdog timer again.

In other words, the WDTOUT keeps outputting "0" until the clear code is written.

The watchdog timer out pin can also be connected to the reset pin internally. In this case, the watchdog timer out pin ($\overline{\text{WDTOUT}}$) outputs 0 at 8 to 20 states (800 ns to 2 μ s @ 20 MHz) and resets itself.

The WDTOUT (also used as P67) is multiplexed with pin PG13; setting must be done using the port 6 control register, P6CRH. (WDTOUT pin is set after reset.)




Figure 3.12 (3) Reset Mode

3.12.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

(1) Watchdog Timer Mode Register (WDMOD)

① Setting the detecting time of watchdog timer < WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD < WDTP1, 0>=00 when reset, and therefore 2^{16} /fc is set. (The number of states is approx. 32,768.)

② Watchdog timer enable/disable control register < WDTE >

When reset, WDMOD < WDTE > is initialized to "1" enable the watchdog timer. To disable, it is necessary to clear this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return from the disable state to enable state by merely setting <WDTE> to "1".

③ Watchdog timer out reset connection < RESCR >

This register is used to connect the output of the watchdog timer with \overline{RESET} terminal, internally. Since WDMOD < RESCR > is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear of binary counter the watchdog timer function.

• Disable control

By writting the disable code (B1H) in this WDCR register after clearing WDMOD<WDTE> to "0", the watchdog timer can be disabled.

```
        WDMOD ← 0 - - - - X X
        Clear WDMOD
        WDTE>to "0".

        WDCR ← 1 0 1 1 0 0 0 1
        Write the disable code (B1H).
```

Enable control

Set WDMOD < WDTE > to "1".

Watchdog timer clear control

The binary counter can be cleared and resume counting by writing clear code (4EH) into the WDCR register.

WDCR $\leftarrow 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0$ Write the clear code (4EH).





Figure 3.12 (4) Watchdog Timer Mode Register



Halts count by binary counter at

input.

3.12.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set in the WDMOD<WDTP1, 0>register and outputs a low level signal. The watchdog timer must be zero-cleared by software before an INTWD interrupt is generated. If the CPU malfunctions (runaway) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter overflows and an INTWD interrupt is generated. The CPU detects malfunction (runaway) due to the INTWD Interrupt and it is possible to return to normal operation by an anti-mulfunction program. By connecting the watchdog timer out pin to peripheral devices' resets, a CPU malfunction can also be acknowledged to other devices.

The watchdog timer restarts operation immediately after resetting is released.

The watchdog timer is reset and stopped in the IDLE and STOP modes. In the RUN mode, the watchdog timer is enabled.

However, the function can be disabled when entering the RUN mode.

Example: ① Clear the binary counter

WDCR ← 0 1 0 0 1 1 1 0

Write clear code (4EH).

2 Set the watchdog timer detecting time to 2¹⁸/fc

WDMOD
$$\leftarrow$$
 1 0 1 $\begin{pmatrix} - & X & X \end{pmatrix}$

3 Disable the watchdog timer.

WDMOD ← 0 - - - - X X WDCR ← 1 0 1 1 0 0 0 1

Clear WDTE to "0". Write disable code (B1H).

4 Set IDLE mode.

WDMOD \leftarrow 0 - - - 1 0 X X WDCR \leftarrow 1 0 1 1 0 0 0 1 Executes HALT command

Disables WDT and sets IDLE mode.

Set the standby mode

WDMOD ← - - - 1 0 1 X X

Set the STOP mode.

Executes HALT command.

Execute HALT instruction. Set the standby mode.

2) Writing 1 to the P4FC < BUSWDT > register halts count by the WDT binary counter at bus release due to the bus request signal, BUSRQ.

3.13 Dynamic RAM (DRAM) Controller

The TMP96C031Z consists of a control circuit to refresh DRAM, an access circuit to perform read/write, and an address decoder.

Figure 3.13 (1) shows a block diagram of the DRAM controller.




Figure 3.13 (1) DRAM Controller Block Diagram



3.13.1 Control Register





Figure 3.13 (2) Chip Select Wait Control Register (B3CS)






Figure 3.13(4) Refresh Control Register

3.13.2 Operation Description

(1) Read/write control

The read/write controller outputs valid signals \overline{RAS} and \overline{CAS} to \overline{DRAM} when address space specified by the internal address decoder (chip select $3\overline{CS3/CAS}$) is accessed.

In addition, a DMUX signal is output for row address/column address switching.

Figure 3.13 (6) shows the \overline{RAS} , \overline{CAS} , and \overline{DMUX} output timing diagram during memory access cycle.




Figure 3.13 (5) Memory Access Cycle Timing

How to set the registers is described next.

① Setting the \overline{RAS} , \overline{CAS} , \overline{DMUX} , and \overline{RFSH} output

Figure 3.13 (2) shows the structure of the chip select wait control register B3CS. B3CS<B3E> can be used to control the output of $\overline{\text{CS3}/\text{CAS}}$ and B3CS<B3CAS> can be used to control $\overline{\text{CAS}}$ selection.




Figure 3.13 (6) Relationship between Address Decoder and DRAM Controller

The RAS, CAS, DMUX, and RFSH signals must be set with the corresponding port control register because they are multiplexed with P35, P43, P71, and P63 respectively.

2 Inserting WAIT

WAIT insertion during read/write control can be set with the register B3CS < B3W1,0>.

(2) Refresh controller

The TMP96C031Z can output $\overline{RAS}/\overline{CAS}$ used to refresh the DRAM. At the same time the state signal \overline{RFSH} which indicates a refresh cycle is output.


DRAM can be refreshed easily because RAS/CAS output frequency and pulse width are programmable.

The refresh controller has the following features.

- Refresh mode: \overline{CAS} before \overline{RAS} interval refresh mode \overline{CAS} before \overline{RAS} self refresh mode
- Refresh interval: 15 to 154 states (programmable)
- Refresh cycle width: 2 to 9 states (programmable)
- Dummy cycle can be generated
- Refresh cycle is asynchronous with CPU operation cycle.
- i) CAS before RAS interval refresh mode

The refresh interval and refresh width for CAS before RAS interval refresh mode depends on the DRAM being used.

Therefore, TMP96C031Z enables the RAS and CAS output to be set with the refresh controller register value according to the system clock and DRAM that are being used.






Figure 3.13(7) Refresh Cycle Timing Example

How to set the register is described next.

Figure 3.13(4) shows the bit structure of the refresh control register DREFCR.

① Refresh cycle insertion interval

The insertion interval is set with the three bits DREFCR<RS2 to 0> according to the system clock being used.

Example : When the system clock is 20 MHz and the DRAM refresh cycle is to be $16\mu s$, set these bits to "111".

| • | | | \ \ \ |
|-------------|------------|---------------------------|-------|
| T-61-2-42 | Dafuash C | ycle Insertion Int | |
| Table 3 13 | Retreshi | vcie insertion in | ervar |
| 1 4016 3.13 | 1101103110 | V CIC II ISCI CIOI I II I | |

| Re | fresh Cy | cle | Insertion | | | Fre | quency (f _O | sc) | 4 | \rightarrow |
|-----|----------|-----|----------------------|-------|-------|--------|------------------------|--------|--------|---------------|
| RS2 | RS1 | RS0 | Interval (states) | 4 MHz | 8 MHz | 10 MHz | 12,5 MHz | 14 MHz | 16 MHz | 20 MHz |
| 0 | 0 | 0 | 15 | 7.5 | 3.75 | 3.0 | 2.4 | 2.14 | 1.88 | 1.5 |
| 0 | 0 | 1 | 31 | 15.5 | 7.55 | 6.2 | 4.96 | 4.43 | 3.88 | 3.1 |
| 0 | 1 | 0 | 62 | 31.0 | 15.5 | 12.4 | 9.92 | 8.86 | 7.75 | 6.2 |
| 0 | 1 | 1 | 78 | 39.0 | 19.5 | 15.6 | 12.48 | 11.14 | 9.75 | 7.8 |
| 1 | 0 | 0 | 97 | 48.5 | 24.25 | 19.4 | 15.52 | 13.86 | 12.13 | 9.7 |
| 1 | 0 | 1 | 109 | 54.5 | 27.25 | 21.8 | 17.44 | 15.57 | 13.63 | 10.9 |
| 1 | 1 | 0 | 124 | 62.0 | 31.0 | 24.8 | 19.84 | 17.72 | 15.5 | 12.4 |
| 1 | 1 | 1 | 154 | 77.0 | 38.5 | 30.8 | 24.7 | 22.0 | 19.3 | 15.4 |

(Unit: μ s)

- ② The three bits DREFCR<RW2 to 0> can be used to change the refresh cycle width (RAS, CAS output). (2 to 9 states)
- 3 Refresh cycle control

The refresh cycle can be disabled/enabled with the bit DREFCR<RC>.

ii) CAS before RAS self refresh mode

This mode is used when CPU or DRAM control is halted with a HALT (IDLE, STOP) instruction while refreshing with \overline{CAS} before \overline{RAS} interval refresh mode (hereafter referred to as interval mode).

However, RFSH is not output. ("1" is output.)

Figure 3.13 (8) shows the self refresh mode timing diagram.




Figure 3.13 (8) Self Refresh Cycle Timing

This mode is executed as follows. First, the settings are made for normal interval mode. Then B3CS<SRFC> is set to "0" just before a HALT instruction to perform one normal refresh. Then the \overline{CAS} pin and \overline{RAS} pin are kept at low level and the self refresh mode is entered. Set B3CS<SRFC> to "1" to cancel this mode and return to normal \overline{CAS} before \overline{RAS} refresh mode. (The first \overline{CAS} before \overline{RAS} refresh is performed immediately after cancellation because the refresh counter is cleared.)



(3) DRAM initialize

The DRAM controller can generate consecutive \overline{CAS} before \overline{RAS} dummy cycles necessary when using DRAM. This is executed by setting DREFCR<DMI> bit to "1" and canceled by setting it to "0". (The <RC> bit need not be changed.)

The dummy cycle width is fixed to 4 states.

Figure 3.13 (9) shows the \overline{CAS} before \overline{RAS} dummy cycle timing.




Figure 3.13 (9) CAS Before RAS Dummy Cycle Timing (Fixed to 4 states)



3.13.3 Priority

The DRAM refresh cycle may overlap with the DRAM read/write cycle because it is not synchronized with the CPU operating cycle. In this case, the DRAM controller gives priority to the cycle that starts operation first. If the priority is given to the refresh cycle, a wait is automatically inserted in the memory access cycle. Figure 3.13 (10) shows the timing in this case.





Figure 3.13 (10) Timing Diagram when Refresh Cycle is Inserted in Memory
Access Cycle

3.13.4 Connection Example



4. Electrical Characteristics

4.1 Absolute Maximum Ratings (TMP96C031Z)

| Parameter | Symbol | Rating | Unit |
|---|----------|--------------------|-------|
| Power Supply voltage | V cc | - 0.5 to 6.5 | V |
| Input voltage | VIN | - 0.5 to Vcc + 0.5 | \ \ \ |
| Output Current (total) | ΣΙΟΙ | 100 | mA |
| Output Current (total) | ΣΙΟΗ | - 100 | mA |
| Power Dissipation (Ta = 70° C) | PD | 600 | mW |
| Soldering Temperature (10 s) | T SOLDER | 260 | Ç |
| Storage temperature | T STG | -65 to 150 | °C |
| Operating temperature | T OPR | 20 to 70 | |

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.



4.2 DC Characteristics (TMP96C031Z)

 $Vcc = 5 V \pm 10\%$, Ta = -20 to 70% (Typical values are for Ta = 25% and Vcc = 5 V.)

| Parameter | Symbol | Test Condition | Min | Max | Unit |
|--|--|--|--|---|--------------------------|
| Input Low Voltage (AD0 to 15) P2, P3, P4, P5, P6, P7, P8, P9 RESET,NMI,INT0 AM8/16 X1 | V IL V IL1 V IL2 V IL3 V IL4 | | -0.3 -0.3 -0.3 -0.3 -0.3 | 0.8 0.3 Vcc 0.25 Vcc 0.3 0.2 Vcc | >>>> |
| Input High Voltage (AD0 to 15) P2, P3, P4, P5, P6, P7, P8, P9 RESET, NMI, INTO AM8/16 X1 | VIH VIH1 VIH2 VIH3 VIH4 | | 2.2 0.7 Vcc 0.75 Vcc Vcc – 0.3 0.8 Vcc | Vcc + 0.3 Vcc + 0.3 Vcc + 0.3 Vcc + 0.3 Vcc + 0.3 | >>>> |
| Output Low Voltage | V OL | I OL = 1.6 mA | | 0.45 | V |
| Output High Voltage | V OH V OH1 V OH2 | I OH = - 400 μA I OH = - 100 μA I OH = - 20 μA | 2.4 0.75 Vcc 0.9 Vcc | | > > > |
| Darlington Drive Current (8 Output Pins max.) | IDAR | V EXT = 1.5 V R EXT = 1.1 $k\Omega$ | -1.0 | - 3.5 | mΑ |
| Input Leakage Current Output Leakage Current | I LI I LO | 0.0≦ Vin≦ Vcc 0.2≦ Vin≦ Vcc – 0.2 | 0.02 (Typ) 0.05 (Typ) | ±5 ±10 | μ Α μ Α |
| Operating Current (RUN) IDLE STOP (Ta = −20 to 70°C) STOP (Ta = 0 to 50°C) | l cc | t osc = 20 MHz $0.2 \le \text{Vin} \le \text{Vcc} - 0.2$ $0.2 \le \text{Vin} \le \text{Vcc} - 0.2$ | 30 (Typ) 2.0 (Typ) 0.2 (Typ) | 60 10 50 10 | mA mA μA μA |
| Power Down Voltage (@STOP, RAM Back up) | V STOP | V IL2 = 0.2 Vcc, V IH2 = 0.8 Vcc | 2.0 | 6.0 | V |
| RESET Pull Up Resistor | R RST | / | 50 | 150 | kΩ |
| Pin Capacitance | CIO | tosc = 1 MHz | | 10 | рF |
| Schmitt Width RESET, NMI, INTO (P50) | VIH | | 0.4 | 1.0 (Typ) | ٧ |
| Programmable Pull Down Resistor | RKL | | 10 | 80 | k Ω |
| Programmable Pull Up Resistor | RKH | (7/4) | 50 | 150 | k Ω |

Note: I-DAR is guaranteed for a total of up to 8 ports.



4.3 AC Electrical Characteristics (TMP96C031ZF)

 $Vcc = 5 V \pm 10\%$, $TA = -20 \text{ to } 70 ^{\circ}\text{C}$ (4 MHz to 20 MHz)

| | | | Vori | able | 16 N | ЛHz | 20 N | /IHz | |
|-----|---|-------------------|-----------|------------|-------|-------|---------------|--------------------|------|
| No. | Paramerer | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| 1 | Osc. Period (=x) | tosc | 50 | 250 | 62.5 | (VIGA | 50 | IVIGA | ns |
| 2 | CLK width | t _{CLK} | 2x – 40 | 250 | 85 | >. | 60 | | ns |
| 3 | A0 to 23 Valid → CLK Hold | t _{AK} | 0.5x - 20 | | (M/ | | 5 | | ns |
| | CLK Valid → A0 to 23 Hold | t _{KA} | 1.5x – 70 | | 24 | | 5 | | ns |
| | A0 to 15 Valid → ALE fall | t _{AL} | 0.5x - 15 | 6 | 16 | | 10 | | ns |
| | ALE fall → A0 to 15 Hold | t _{LA} | 0.5x - 15 | | 16 | | 10 | | ns |
| | ALE High width | t _{LL} | x – 40 | | 23 | | 10 | | ns |
| | ALE fall → RD/WR fall | t _{LC} | 0.5x - 30 | |) 1 | | . (-5 | | ns |
| | RD/WR rise → ALE rise | t _{CL} | 0.5x - 20 | | 11 | | 5 | \rightarrow | ns |
| | A0 to 15 Valid → RD/WR fall | tACL | x – 25/ | | 38 | 1 | 25 | | ns |
| 11 | A0 to 23 Valid → RD/WR fall | tACH | 1.5x – 50 | (// ^ ` | 44 | ((| 25 | | ns |
| | RD/WR rise → A0 to 23 Hold | tcA | 0.5x - 20 | | 11 | ~ | (/5) |) | ns |
| | A0 to 15 Valid \rightarrow D0 to 15 input | t _{ADL} | 0.5x 20 | 3.0x – 45 | | 143 | 901 | 105 | ns |
| | A0 to 23 Valid → D0 to 15 input | t _{ADH} | | 3.5x - 65 | | 154 | \rightarrow | 110 | ns |
| | RDfall → D0 to 15 input | t _{RD} | 4(/ | 2.0x - 50 | (6 | 75 | | 50 | ns |
| | RD Low width | t _{RR} | 2.0x - 40 | 2.0% 30 | 85 | ~/ | 60 | - 30 | ns |
| | RDrise → D0 to 15 Hold | t _{HR} | 2:0% | (| (//0\ | | 0 | | ns |
| | $\overline{RDrise} \rightarrow A0 \text{ to } 15 \text{ output}$ | trae | x – 15 | | 48 |) | 35 | | ns |
| | WR Low width | tww | 2.0x - 40 | | 85 | | 60 | | ns |
| | D0 to 15 Valid → WRrise | tow | 2.0x - 50 | | 75 | | 50 | | ns |
| | WR rise →D0 to 15 Hold | t _{WD} | 0.5x - 10 | | 21 | | 15 | | ns |
| | A0 to 23 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1\text{WAIT}}{+ \text{n mode}}$ | tawh | 0.5x 10 | 3.5x - 90 | | 129 | | 85 | ns |
| | A0 to 15 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1\text{WAIT}}{+\text{n.mode}}$ | tAWL | _ | 3.0x - 80 | | 108 | | 70 | ns |
| | RD/WR fall →WAIT Hold (1wade) | tcw | 2.0x + 0 | 3.5% 55 | 125 | 1.00 | 100 | , , , , | ns |
| | A0 to 23 Valid → PORT input | t _{APH} | | 2.5x - 120 | 123 | 36 | | 5 | ns |
| | A0 to 23 Valid → PORT Hold | t _{APH2} | 2.5x + 50 | → | 206 | " | 175 | | ns |
| 27 | WR rise → PORT Valid | t _{CP} | | 200 | | 200 | | 200 | ns |
| | | 301 | (7/^ | | | | | | |
| | | | $(\vee/)$ | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | $\langle \rangle$ | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | - | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | \rightarrow | | | | | | | | |
| | | | | | | | | | |
| | | | 1 | 1 | | | | | 1 |

AC Measuring Conditions


• Output Level : High 2.2 V / Low 0.8 V , CL50 pF

(However CL = 100 pF for AD0 to AD15, A0 to A23, ALE, \overline{RD} , \overline{WR} , \overline{HWR} , CLK, \overline{CSO} to $\overline{CS3}$)


• Input Level : High 2.4 V / Low 0.45 V (AD0 to AD15)

High 0.8 Vcc / Low 0.2 Vcc (Except for AD0 to AD15)

(1) Read Cycle



(2) Write Cycle



4.4 DRAM Control AC Characteristics (TMP96C031Z)

 $\label{eq:Vcc} \begin{array}{c} Vcc = 5~V~\pm~10\% \\ & (4~MHz~to~20~MHz) \end{array}$

| No. | Parameter | Symbol | Vori | able | 16 N | ЛHz | 20 N | ЛHz | Unit |
|------|--|----------------------|----------------|---------------|-----------------|------|-------|-----|------|
| INO. | rarameter | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| 1 | RAS cycle time | t _{RC} | 4X-10 | | 240 | | 7)190 | | ns |
| 2 | RAS fall → data input | t _{RAC} | | 2X-50 | | 75 | | 50 | ns |
| 3 | | t _{CAC} | | 1X-42 | | 20.5 | | 8 | ns |
| 4 | RAS high pulse width | t _{RP} | 2X-40 | | 85 | | 60 | | ns |
| 5 | RAS low pulse width | t _{RAS} | 2X-20 | | 1,05 | | 80 | | ns |
| 6 | \overline{CAS} fall $\rightarrow \overline{RAS}$ rise | t _{RSH} | 1X-25 | | 38 | | 25 | | ns |
| 7 | \overline{RAS} fall $\rightarrow \overline{CAS}$ rise | t _{CSH} | 2X-20 | | 105 | | 80 | | ns |
| 8 | CAS low pulse width | t _{CAS} | 1.5X-30 | 7 | 64 | | 45 | | ns |
| 9 | \overline{RAS} fall $\rightarrow \overline{CAS}$ fall | t_{RCD} | 1X-10 | 1X + 10 | 53 | 73 | 40 | 60 | ns |
| 10 | | t_{CRP} | 1.5X-50 | | 44 | 1 | 25 | | ns |
| 11 | RAS fall → A0-15 hold | t_{RAH} | -30 (| // () | -30 | |)-30- | | ns |
| 12 | $A_{0 \text{ to } 15}$ valid $\rightarrow \overline{RAS}$ fall | t _{ASRL} | 1X-10 | | 53 | 7 | 40 |) | ns |
| 13 | $A_{0 \text{ to } 23}$ valid $\rightarrow \overline{RAS}$ fall | tasrh | 1.5X-10 | | 84 | | 65 | | ns |
| 14 | | t_{RWL} | 2X-50 | | 75/ | 7 | > 50 | | ns |
| 15 | \overline{WR} fall $\rightarrow \overline{CAS}$ rise | t _{CWL} < | 2X-50 | | 75 | | 50 | | ns |
| 16 | Data output $\rightarrow \overline{CAS}$ fall setup | t _{DS} | 1X-30 | | 33 | | 20 | | ns |
| 17 | CAS fall → data output hold | t _{DH} (| 1.5X-50 | (| <i>(</i> 44\) | | 25 | | ns |
| 18 | RAS fall → data output hold | tohr | 2.5X-50 | | ~106 |) | 75 | | ns |
| 19 | | twcs | 1X-30 | | 33 | | 20 | | ns |
| 20 | CAS fall → WR hold | _twcH | 1X-30 < | | 33 | | 20 | | ns |
| 21 | RAS fall → DMUX fall | t_{RDM} | 0.5X-10 | 0.5X | 21 | 31 | 15 | 25 | ns |
| 22 | DMUX fall → CAS fall | t_{CDM} | 0.5X | 0.5X + 10 | 31 | 41 | 25 | 35 | ns |
| 23 | \overline{RAS} fall $\rightarrow \overline{CAS}$ rise | tcHR*1 | 2X-50 | | 75 | | 50 | | ns |
| 24 | \overline{RAS} rise $\rightarrow \overline{CAS}$ fall | ∖ t _{RPC} * | 1.5X-30 | | 64 | | 45 | | ns |
| 25 | | ∕ t _{CP*} | 1.5X-60 | | 34 | | 15 | | ns |
| | \overline{CAS} fall $\rightarrow \overline{RAS}$ fall | t _{CSR} * | 0.5X-10 | \rightarrow | 21 | | 15 | | ns |
| 27 | RAS low pulse width | t _{RASS*2} | 2000X | | 125 | | 100 | | μs |
| 28 | 9 | t _{RPS*2} | 4X-50 | | 200 | | 150 | | ns |
| 29 | | t _{CHS*2} | //-1 0) | | -10 | | -10 | | ns |
| | RFSH fall → CAS fall | t _{CFL} * | 1X-10 | | 53 | | 40 | | ns |
| | \overline{CAS} rise $\rightarrow \overline{RFSH}$ rise | t _{CFH} * | 0.5X-10 | | 21 | | 15 | | ns |

^{*1} CAS before RAS interval refresh mode

AC Measuring Conditions

• Output Level : High 2.2 V / Low 0.8 V , CL = 50 pF

(However CL = 100 pF for AD0 to AD15, A0 to A23, \overline{RD} , \overline{WR} , \overline{HWR} , R/\overline{W} , \overline{RAS})


Input Level : High 2.4 V / Low 0.45 V (AD0 to AD15)

High 0.8 Vcc / Low 0.2 Vcc (Except for AD0 to AD15)


^{*2} CAS before RAS self-refresh mode

^{*} Both refresh modes


(1) Read/Write Access Cycle



(2) CAS before RAS interval refresh cycle



(3) \overline{CAS} before \overline{RAS} self-refresh cycle



4.5 A/D Conversion Characteristics

 $Vcc = 5 V \pm 10\%$ $TA = -20 \text{ to } 70^{\circ}C$

| | | | 7 CC - 3 V - 10 /0 | 171- | |
|--|--|-----------|--------------------|------|------|
| Parameter | Symbol | Min | Тур. | Max | Unit |
| Analog reference voltage | V _{REF} | Vcc – 1.5 | | Vcc | |
| Analog reference voltage | A _{GND} | Vss | | Vss |] v |
| Analog input voltage range | V _{AIN} | Vss | 6 | Vcc | |
| Anlog current for analog reference voltage | I _{REF} | | 0.5 | 1.5 | mA |
| Total error | Error(Quantize error of ± 0.5 LSB not included) | | | 2.0 | LSB |

4.6 Serial Channel Timing – I/O Interface Mode

(1) SCLK Input Mode

 $Vcc = 5 V \pm 10\%$ $TA = -20 \text{ to } 70^{\circ}\text{C}$

| Davamatav | Symbol | Varia | 16 MHz 2 | | | VIHz / | Unit | |
|---------------------------------------|------------------|-------------------------------|-----------------------------|-----|-----------------------|--------|------|------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Onit |
| SCLK cycle | t _{SCY} | 16X | \nearrow | 1 | | 0.8 |) | μS |
| Output Data → Rising edge of SCLK | toss | t _{SCY} /2 – 5X – 50 | | 137 | | 100 | | ns |
| SCLK rising edge→Output Data hold | t _{OHS} | 5X – 100 | | 212 | | 150 | | ns |
| SCLK rising edge→Input Data hold | t _{HSR} | 0 | <u>`</u> | QV. | $\langle \ \rangle)$ | 0 | | ns |
| SCLK rising edge→effective data input | t _{SRD} | d(\\) | t _{SCY} – 5X – 100 | | 587 | | 450 | ns |

(2) SCLK Output Mode

| Parameter | Sumbol | Varia | Variable | | | 20 [| Unit | |
|--|--------------------|-----------------------------|-----------------------------|-----|-----|------|-------|------|
| rarameter | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| SCLK cycle (programmable) | t _{SCY} \ | 16X | 8192X | 1 | 512 | 0.8 | 409.6 | μS |
| Output Data \rightarrow SCLK rising edge | toss | t _{SCY} – 2X – 150 | | 725 | | 550 | | ns |
| SCLK rising edge→ Output Data hold | tons | 2X – 80 | | 45 | | 20 | | ns |
| SCLK rising edge→Input Data hold | t _{HSR} | 0 | | 0 | | 0 | | ns |
| SCLK rising edge→ effective data input | t _{SRD} | \ ((// | t _{SCY} – 2X – 150 | | 725 | | 550 | ns |

4.7 Timer/Counter Input Clock (TI0, TI4, TI5)

 $Vcc = 5 V \pm 10\%$ TA = -20 to 70°C


| Parameter | Cumphal | Variable | | 16 MHz | | 20 N | Unit | |
|------------------------------|-------------------|----------|-----|--------|-----|------|------|------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Clock Cycle | tvck | 8X + 100 | | 600 | | 500 | | ns |
| Low level clock Pulse width | t _{VCKL} | 4X + 40 | | 290 | | 240 | | ns |
| High level clock Pulse width | tvckH | 4X + 40 | | 290 | | 240 | | ns |

4.8 Interrupt Operation


 $Vcc = 5 V \pm 10\%$ $TA = -20 \text{ to } 70^{\circ}C$

| Parameter | Symbol | Variable | | 16 MHz | | 20 N | Unit | |
|-------------------------------------|--------------------|----------|-----|--------|-----|------|------|------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| NMI, INTO Low level Pulse width | t _{INTAL} | 4X | | 250 | | 200 | | ns |
| NMI, INTO High level Pulse width | t _{INTAH} | 4X | | 250 | | 200 | | ns |
| INT1 to INT7 Low level Pulse width | t _{INTBL} | 8X + 100 | | 600 | | 500 | | ns |
| INT1 to INT7 High level Pulse width | t _{INTBH} | 8X + 100 | | 600 | | 500 | | ns |

4.9 Timing Chart for I/O Interface Mode



4.10 Timing Chart for Bus Request/BUS Acknowledge




| Parameter | Sumbal | ١ | /ariable | / 16 N | ЛHz | 20 N | ЛHz | Unit |
|-------------------------------|-------------------|-----|------------|--------|-----|------|-----|------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| BUSRQ set-up time for CLK | t _{BRC} | 120 | | 120 | | 120 | | ns |
| CLK→BUSAK falling edge | t _{CBAL} | | 2.0x + 120 | | 214 | | 220 | ns |
| CLK→BUSAK rising edge | t _{CBAH} | | 0.5x + 40 | | 71 | | 65 | ns |
| Output Buffer is off to BUSAK | t _{ABA} | 0 | 80 | 0 | 80 | 0 | 80 | ns |
| BUSAK to Output Buffer is on. | t _{BAA} | ~o | 80 | 0 | 80 | 0 | 80 | ns |

Note 1: The Bus will be released after the \overline{WAIT} request is inactive, when the \overline{BUSRQ} is set to "0" during "Wait" cycle.

Note 2: An internal programmable pull-down resistor must be connected.

Note 3: An internal programmable pull-up resistor must be connected.

4.11 Typical characteristics



5. Table of Special Function Registers (SFRs)

(SFR; Special Function Register)

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 128-byte addresses from 000000H to 00007FH.

- (1) I/O port
- (2) I/O port control
- (3) Timer control
- (4) Pattern Generator control
- (5) Watch Dog Timer control
- (6) Serial Channel control
- (7) A / D converter control
- (8) Interrupt control
- (9) Chip Select / Wait control
- (10) DRAM Control

| <u>Configuration</u> | of the table | | | > | (7/ | |
|----------------------|--------------|---------|----------|---------------|-----|----------------------------|
| Symbol | Name | Address | 7 6 | 70 | 1 0 | |
| | | | | $\neg \kappa$ | | →bit Symbol |
| | | | | | | →Read / Write |
| | | | <i>7</i> | | ~~/ | →Initial value afrer reset |
| | | (| | W | | → Remarks |
| • | | | | | > | |

Table5 I/O register address map

| Address | Name | Address | Name | Address | Name | Address | Name |
|---------|-------|--------------|--------|-----------------|----------------------------|----------|---|
| | | | | | | | |
| 000000H | | | TRUN | | MSAR0 | | ADREG0 |
| 1H | | 21H | | | MAMR0 | _ > | ADREG1 |
| 2H | | | TREG0 | | MSAR1 (| // \ \ \ | ADREG2 |
| 3H | | | TREG1 | | MAMR1 \ | | ADREG3 |
| 4H | | | T01MOD | | MSAR2 | 64H | |
| 5H | | | TFFCR | 45H | \ \ | 65H | |
| 6H | | | TREG2 | | MSAR3 | €66H | |
| 7H | P3 | 27H | TREG3 | 47H | MAMR3 | 67H | |
| 8H | P2CR | 28H | T23MOD | 48H | $\mathcal{A}(\mathcal{A})$ | 68H | BOCS |
| 9H | P2FC | 29H | TRDC | 49H | | 69H | B1CS |
| AH | P3CRL | 2AH | | 4AH | | 6AH | B2CS |
| вн | P3CRH | 2BH | | 4BH | DREFCR | 6BH(| B3C\$ |
| CH | P4 | 2CH | | 4CH | PGOREG | 6CH | $\mathcal{I}(\mathcal{I}(\mathcal{I}))$ |
| DH | P5 | 2DH | | 4DH | PG1REG | 6DH | 901 |
| EH | | 2EH | | 4EH | PG01CR | 6EH | |
| FH | | 2FH | ^ | 4 FH | | 6EH | ~ |
| 10H | P4FC | 30H | TREG4L | 50H | SC0BUF | Z0H/ | INTE01 |
| 11H | | 31H | TREG4H | 51H | SCOCR | 71H | INTE23 |
| 12H | P6 | 32H | TREG5L | 52H | SCOMOD (// | 72H | INTE45 |
| 13H | P7 | 33H | TREG5H | 53H | BR0CR | // 73H | INTE67 |
| 14H | P6CRL | 34H | CAP1L | > 54H, | SC1BUF | 74H | INTET10 |
| 15H | P7CRL | 35H | CAP1H | 55H | SC1CR | 75H | INTET32 |
| 16H | P6CRH | 36H | CAP2L | 56H | SC1MOD | 76H | INTET54 |
| 17H | P7CRH | 37H | CAP2H | 57H | BR1CR | 77H | INTESO |
| 18H | | 38H | T4MOD | 58H | ODE | 78H | INTES1 |
| 19H | | 39Н | TFF4CR | 59H | | 79H | INTEAD |
| 1AH | | 3AH | T45CR | 5AH | 7/ | 7AH | IIMC0 |
| 1BH | | ЗВН | | 5BH | \rightarrow | 7BH | IIMC1 |
| 1CH | | (/3cH | | 5CH | WDMOD | 7CH | DMA0V |
| 1DH | | ₹ 3DH | | 5DH | WDCR | 7DH | DMA1V |
| 1EH | //)) | 3EH | _ ((| // 5 E H | ADMOD | 7EH | DMA2V |
| 1FH | \\ /r | 3FH | | 5FH | | 7FH | DMA3V |

(1) I/O Port

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|-------|---------|-----|-----|--|------------|-------------|--------------|--------|-----|
| | | | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 |
| D 2 | DODTO | | | | | * R | : /W | |) \ | |
| P2 | PORT2 | 06H | 0 | 0 | 0 | 0 | 0 | 9 | 0 | 0 |
| | | | | | | Input | mode | $(// \land)$ | | |
| | | | | : | P35 | P34 | P33 | P32 | P31 | P30 |
| D2 | DODTO | 0711 | | | | | * R | W | | |
| P3 | PORT3 | 07H | | : | 1 | 1 | 1 |) > 1 | 1 | 1 |
| | | | | | | Input mode | (Pulled-up) | | | |
| | | | | | | ^ | P43 | P42 | P41 | P40 |
| 5.4 | 20274 | | | : | | | | R/ | W | |
| P4 | PORT4 | OCH | | : | | | | 0 | | 1 |
| | | | | | | | | Outpu | t mode | |
| | | | | : | | | P53 | P52 | P51)/ | P50 |
| P5 | PORT5 | ODH [| | : | | | | | 7 | |
| | | | | : | | \\ | | Input | mode | |
| | | | P67 | P66 | P65 | P64 | P63 | P62) | P61 | P60 |
| DC | DODTC | 1211 | | | | √ R/ | w | | | |
| P6 | PORT6 | 12H | 1 | 1 | $\mathcal{A}(1 \setminus \mathcal{A})$ |) 1 | 1(\/ | /))1 | 1 | 1 |
| | | | | _ | | Input | mode | | | |
| | | | | P76 | P75 | P74 | P73 | P72 | P71 | P70 |
| D7 | DODT? | 1211 | | | | | R/W) | | | |
| P7 | PORT7 | 13H | | 1 |)) 1 | 1 | | 1 | 1 | 1 |
| | | | | | | ^ | Input mode | | | |

Read/Write

R/W ; Either read or write is possible

R Only read is possible Only write is possible

Prohibit RMW; Prohibit Read Modify Write. (Cannot use the RES, SET, TEST, CHG, STCF, EX, ADD, ADC, SUB, SBC, INC, DEC, RLC, RRC, RL, RR, SLA, SRA, SLL,

SRL, RLD, RRD, AND, OR, or XOR instruction.)

; RMW instructions are prohibited for controlling ON/OFF of the pull-up/pull-down *R/W

resistors.

(2) I/O Port Control (1/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----------|-----------|-----------|-----------|--------------|--------------------------|---------------------|---------------------|---------------------|---------------------|
| | | | P27C | P26C | P25C | P24C | P23C | P22C | P21C | P20C |
| 2002 | PORT2 | 08H | | | | ٧ | V | |) > | |
| P2CR | Control | (Prohibit | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | RMW) | | | < | < Refer to th | ne "P2FC" > | \ //\ | | |
| | | | P27F | P26F | P25F | P24F | P23F | P22F | P21F | P20F |
| P2FC | PORT2 | 09H | | | | ٧ | v (| | | |
| PZFC | Function | (Prohibit | 0 | 0 | 0 | 0 | 0 |) > 0 | 0 | 0 |
| | | RMW) | | P2 | FC/P2CR = 00 |): IN, 01 : O | UT, 10:—, | 11 : A23 to 1 | 16 | |
| | | | P33C1 | P33C0 | P32C1 | P32C0 | P31C1 | P31C0 | P30C1 | P30C0 |
| | | | | | | | V , | | 1/2 | <u> </u> |
| | PORT3 | | 0 | 0 | 0 | 9 | 0 | : 0 | 0 | 0 |
| P3CRL | Control | 0AH | 00: PO | RT input | 00: PO | RT input |) 00: PC | ORT input | 00: PC | ORT input |
| | Low | | 01: PO | RT output | | RT output | 01: PC | ORT output | : \(\) | ORT output |
| | | (Prohibit | 10: BU | SAK | 10: BU | SRQ | 10: — | | | D 5 |
| | | RMW) | 11: — | | 11:(- | <u> </u> | 11: — | (C_{\triangle}) | 11: H | WR |
| | | | RDEN | | (,(| | P35C1 | P35C0 | P34C1 | P34C0 |
| | | | W | | | \searrow | | 7) V | V | |
| | PORT3 | | 0 | | 7(/ | > | 0 🗸 | /))0 | 0 | . 0 |
| P3CRH | Control | 0BH | 1: pseudo | Y | | | 00: PC | ORT input | 00: PC | ORT input |
| | High | | SRAM | | \\ | // | 01: PC | ORT output | 01: PC | ORT output |
| | | (Prohibit | EN | | | | 10) RA | \S | 10: NI | VII |
| | | RMW) | | |)) | | 1/1/— | | 11: R/ | W |
| | | | BUSWDT | | | | P43F | P42F | P41F | P40F |
| | | | w (| | | | | . V | V | |
| P4FC | PORT4 | 10H | 0 | | | (6) | 0 | 0 | 0 | 0 |
| 7410 | Function | | 00: BUSRQ | \wedge | < | | 00: PORT 01: CS3 | 00: PORT 01: CS2 | 00: PORT 01: CS1 | 00: PORT 01: CS0 |
| | | (Prohibit | 01: BUSRQ |)) | | | /CAS | 01. C32 | 01. (31 | . 01. C30 |
| | | RMW) | EN | / | (Q) | $\langle \wedge \rangle$ | | : | : | |

I/O Port Control (2/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---------|-----------|---------|-----------|---------|-----------|----------------|-------------|------------------|-----------|
| | | | P63C1 | P63C0 | P62C1 | P62C0 | P61C1 | P61C0 | P60C1 | P60C0 |
| | | | | • | • | ٧ | v | |) | |
| | PORT6 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| P6CRL | Control | 14H | 00: PO | RT input | 00: PO | RT input | 00: PQ | RT input | 00: POF | RT input |
| | Low | | 01: PO | RT output | 01: PO | RT output | 01: PO | RT output | 01: POF | RT output |
| | | (Prohibit | 10: PG | 03 | 10: PG | 02 | 10: PG | 01 | 10: PG0 | 00 |
| | | RMW) | 11: RFS | SH | 11: — | | \1\; <u> —</u> |) \rangle | 11: TxD | 0 |
| | | | P67C1 | P67C0 | P66C1 | P66C0 | P65C1 | P65C0 | P64C1 | P64C0 |
| | | | | | | | V \ | | | |
| | PORT6 | | 1 | 1 | 0 | 0 | 0 | 0 | (0) | ✓ o |
| P6CRH | Control | 15H | 00: PO | RT input | | RT input | <u>:</u> /\ | RT input | | RT input |
| | High | | | RT output | : | RT output | :// | V . I . () | $\sim // \sim 1$ | RT output |
| | | (Prohibit | 10: PG | | 10: PG | 12 | 10: PG | 11 | 10, PG1 | 0 |
| | | RMW) | 11: W | TOUT | 11: — | | 11: — | | <u> </u> | |
| | | | P73C1 | P73C0 | P72C1 | P72C0 | P71C1 | P71C0 | P70C1 | P70C0 |
| | | | | : | | v | V | | | |
| | PORT7 | | 0 | 0 | 0 | > 0 | 0 | 0 | 0 | 0 |
| P7CRL | Control | 16H | | RT input | ` | RT input | _ \ < | RT input | : | RT input |
| | Low | | | RT output | :\ \/ | RT output | : \ | RT output | : | RT output |
| | | (Prohibit | 10: — | | 10: — | | 10: 10 | | 10: TO1 | |
| | | RMW) | 11: — | | 11: — | | 11) DN | | 11: TO4 | |
| | | | | |) P76C1 | P76C0 | P75C1 | P75C0 | P74C1 | P74C0 |
| | | | / | \sim | | | M | | | |
| | PORT7 | | (| | 0 | 0 | 0 | 0 | 0 | 0 |
| P7CRH | Control | 17H | | | : | RTinput | : | RT input | 00: POF | • |
| | High | | (0) | ^ | : | RT output | : | RT output | : | RT output |
| | | (Prohibit | |)) | 10: SCL | K1 | 10: — | | 10: TxD | 1 |
| | | RMW) | | <u> </u> | 1107/ | | 11: — | | 11: — | |

(3) Timer Control (1/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----------------------|------------------|---|----------------------|---------------------------------|--------------------------|--------------------|--------------|----------------------|-------------|
| <u> </u> | | | | | PRRUN | T4RUN | T3RUN | T2RUN | T1RUN | TORUN |
| | | | | | | <u>:</u> | R | ww (| 75 | : |
| | Timer RUN | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| TRUN | Control | 20H | | : | : | Presc | aler & Timer | Run/Stop COI | NTROL | - |
| | Reg. | | | : | | | 0 : Stop 8 | \ \ \ / \ | | |
| | | | | | | | 1 : Run (0 | | | |
| | a | 22H | | • | - | | - ((| 15 | | |
| TREG0 | 8 bit Timer | (Prohibit | | | | | W | | | |
| | Register 0 | RMW) | | | | Und | lifined | , | | |
| | 0 b 't T' | 23H | | | | | 7/ | | 74/ | |
| TREG1 | 8 bit Timer | (Prohibit | | | | | W | | 5 | |
| | Register 1 | RMW) | | | | Und | lifined | S ((| | |
| | | | T10M1 | T10M0 | PWM01 | PWM00 | T1CLK1 | T1CLK0 | TOCLK1 | T0CLK0 |
| | 8 bit Timer | 2411 | | | | | vw. | | | |
| T01MOD | Source | 24H (Prohibit | 0 | 0 | 0 (| 0 | 0 | | 0 | 0 |
| TOTIVIOD | CLK & | RMW) | | oit Timer | 00: - | | 00 : TC | | 00 : TI0 | |
| | MODE | KIVIVV) | 10: 16-0 | oit Timer oit PPG | 01 : 26 - 10 : 27 - | 4 1 00 101 | 01 : φT 10 : φT | 16 | 01 : φT1 10 : φT4 | |
| | | | | oit PWM | 11:28- | Cycle | 11 \$7 | | 11: φT1 | |
| | | | TFF3C1 | TFF3C0 | TFF31E | TFF3JS | TFF1C1 | TFF1C0 | TFF1IE | TFF1IS |
| | 8bit Timer | | ٧ | v | R | /w // | | W | R/ | W |
| TFFCR | Flip-Flop | 25H | _ | - (| . 0 | 0 | | _ | 0 | 0 |
| IIICK | Control | 2311 | 00 : Inve 01 : Set | 1 1 |)1) TFF3 | 0: Timer 2 | 00 : Inv | ent TFF1 | 1: TFF1 | 0: Timer 0 |
| | reg. | | 10 : Clea | | Invert | 1: Timer 3 | | ear TFF1 | Invert | 1: Timer 1 |
| | | | 11: Don | | Enable | | : 11: Do | | Enable | <u> </u> |
| | 8 bit Timer | | \ | | | (1) | | | | |
| TREG2 | Register 2 | 26H | -(0) | <u> </u> | | | Ŵ | | | |
| | | | $\langle \langle \langle \rangle \rangle$ |)) | | Und | lifined | | | |
| | 8 bit Timer | |)) | / | -((// | $\langle \wedge \rangle$ | | | | |
| TREG3 | Register 3 | 27H | | | // //< | | W | | | |
| | J | | | | | | lifined | | | : |
| | | | T23M1 | T23M0 | PWM21 | • | | T3CLK0 | T2CLK1 | T2CLK0 |
| | . ^ | ∕>28H | - | | | | W. | : | : | : |
| T23MOD | Timer 2, 3 | | 0 | 0 oit Timer | 00 | 0 | 0 : 00 : TC | 0 | 0 | 0 |
| | Hode Reg. | (Prohibit | | oit Timer | 00 : - 01 : 2 ⁶ - | - 1 DVA/NA | 00 : 1C | | 00: – 01: φT1 | |
| | | RMW) | 10 : 8-l | oit PPG | 10:27- | -1 Cycle | . 10 : φT | 16 | 10 : φT4 | |
| | |)) | 11 : 8-1 | oit PWM | 11:28- | - 1 | 11 : φT | 256 | 11 : φT1 | |
| 1 | | | \rightarrow ((| 1) ~ | | | | | TR2DE | TR0DE |
| (= | Timer Reg. Double | (| | <i>))</i> | <u> </u> | <u> </u> | | | | <u>W</u> |
| TRDC | Buffer | 29H | 7 | | | | | | 0 | 0 |
| | Control | | , // | <u>:</u> ? | | | | | Timer Reg. | er Control |
| | Reg. | | ~ | | | | | | 0: Double Bu | |
| | | | | | <u> </u> | | <u> </u> | | 1: Double Bu | ffer Enable |

Timer Control (2/2)

| Symbol | Name | Address | 7 : 6 | . 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|--------|-------------|-----------|------------------|---|-----------------------|---------------|----------------------------|---------------------------------------|-----------|--|--|--|--|
| | 16 bit | 30H | | | _ | | 7/ | | | | | | |
| TREG4L | Timer | (Prohibit | | | V | / | | | | | | | |
| | Register4L | RMW) | | | Undif | ined | |) }` | | | | | |
| | 16 bit | 31H | | | _ | | | | | | | | |
| TREG4H | Timer | (Prohibit | | | V | | | | | | | | |
| | Register4H | RMW) | | | Undif | ined | $\mathcal{C}(\mathcal{O})$ | | | | | | |
| | 16 bit | 32H | | | _ | | | | | | | | |
| TREG5L | Timer | (Prohibit | | | V | <i>i</i> (() | | | | | | | |
| | Register5L | RMW) | | | Undif | ined |)) | | | | | | |
| | 16 bit | 33H | | | | | | | | | | | |
| TREG5H | Timer | (Prohibit | | | < γ | | | 7(// | | | | | |
| | Register5H | RMW) | | | Undif | ined | | | ~ | | | | |
| | Cantuna | | | | $(\alpha)^2$ | $^{\vee}$ | | | | | | | |
| CAP1L | Capture | 34H | | | \ \/ R | | V ((| | | | | | |
| | Register1L | | | | Undif | ined | 7 | 10/)) | | | | | |
| | Capture | | | (| _ | | | 70/ | | | | | |
| CAP1H | Register1H | 35H | | | R | | | \supset | | | | | |
| | Register in | | | Undifined | | | | | | | | | |
| | Capture | | | | | | | | | | | | |
| CAP2L | Register2L | 36H | | R | | | | | | | | | |
| | Registerzt | | | Undifined | | | | | | | | | |
| | Capture | | _ | | | | | | | | | | |
| CAP2H | Register2H | 37H | | R | | | | | | | | | |
| | Registerzii | | | | Undif | ined | | | | | | | |
| | | | CAP2T5 EQ5T5 | : \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | CAP12M1 | CAP12M0 | CLE | T4CLK1 | T4CLK0 | | | | |
| | 16 bit | | R/W | !// w | | <u> </u> | R/W | | | | | | |
| | Timer 4 | | 0 0 | 0 | _0 | Ö | 0 | 0 | 0 | | | | |
| T4MOD | | 38H | TFF5 INV TRG | 0 : Soft- | Capture T | imming | 1 : UC4 | Source | e Clock | | | | |
| | CLK & | | 0 : TRG Disable | Capture | 00 : Disab | | Clear | 00 : TI4 | | | | | |
| | MODE | | 1 : TRG Enable | 1 : Don't | 01 : TI4 | | Enable | 01 : φT1 | | | | | |
| | | | ((/ /)) | care | 10 : TI4 11 : TFF1 | ↑ TI4 ↓ | | 10 : φT4 11 : φT10 | : | | | | |
| | | | | -(0) | <u> </u> | | | · · · · · · · · · · · · · · · · · · · | | | | | |
| | | | TFF5C1 TFF5C0 | CAP2T4 | CAP1T4 | EQ5T4 | EQ4T4 | TFF4C1 | : TFF4C0 | | | | |
| | 16 bit | | W | | R/\ | | | : | N | | | | |
| | Timer 4 | | - ~ | 0 | 0 | 0 | . 0 | | _ | | | | |
| T4FFCR | Flip-Flop | 39H | 00 : Invert TFF5 | | TFF4 Inve | | | 00 : Inve | | | | | |
| | Control | \wedge | 01 : Set TFF5 | | 0 : Trigge | | | 01 : Set 1 | | | | | |
| | | | 10 : Clear TFF5 | | 1 : Trigge | r Enable | | 10 : Clea | | | | | |
| | < | | 11 : Don't care | | | | | 11 : Don | | | | | |
| | | | - 4 | : | | PG1T | PG0T | | DB4EN | | | | |
| ^ | |)) | R/W | | | | W | <u> </u> | R/W | | | | |
| | T4, T5 | | 0 | : | | 0 | 0 | <u> </u> | 0 | | | | |
| T45CR | Control | 3AH | Fix at "0" | | | PG1 shift | PG0 shift | : | 1: Double | | | | |
| < = | | | | | | trigger | trigger | : | Buffer | | | | |
| | | | | | : : | - | 0: timer 2,3 | : | Enable | | | | |
| Ì | | | * | : | | 1: timer 4 | :1: timer 4 | : | : | | | | |

(4) Pattern Generator

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|--------------------|-----------|----------|------------|----------|-------------|-----------|---------------------------|------------|-----------|
| | PG0 | 4CH | PG03 | PG02 | PG01 | PG00 | SA03 | SA02 | SA01 | SA00 |
| PG0REG | Register | (Prohibit | | V | V | - | | R/ | W | • |
| | Register | RMW) | 0 | 0 | 0 | 0 | | Unde | efined | |
| | PG1 | 4DH | PG13 | PG12 | PG11 | PG10 | SA13 / | SA12 | SA11 | SA10 |
| PG1REG | Register | (Prohibit | | ١ | V | | \ \ \(\) | // \\ R/ | w | |
| | Register | RMW) | 0 | 0 | 0 | 0 | | Unde | efined | |
| | | | PAT1 | CCW1 | PG1M | PG1TE | PAT0 | ccw0 | PG0M | PG0TE |
| | | | | | | R/\ | w (| | | |
| | DC0 1 | | 0 | 0 | 0 | 0 | 0 | // 0 | 0 | 0 |
| PG01CR | PG0, 1 Contorol | 4EH | 0: 8-bit | 0: Normal | 0: 4-bit | PG1 trigger | 0: 8-bit | | 0: 4-bit | PG0 |
| | Contorol | | write | Rotation | Step | input 🗸 | write | Excitation | Step | trigger |
| | | | 1: 4-bit | 1: Reverse | 1: 8-bit | enable | 1: 4-bit | 2 step | : 1: 8-bit | input |
| | | | write | Rotation | Step | 1: Enable | write | Excitation 1: 1-2 step | Step | enable |
| | | | | | | | | Excitation | | 1: Enable |

(5) Watch Dog Timer

| Symbol | Name | Address | 7 | 6 | 5 | . 4 | 3 (/ / \ 2 | 1 | 0 |
|--------|------------------|---------|--------|---------------------|------------|------------------------|---------------------|------------|----------|
| | | | WDTE | WDTP1 | WDTP0 | WARM | HALTM1 HALTM0 | RESCR | DRVE |
| | | | | | | /R/ | W | | |
| | Watch | | 1 | 0 | 0 | . 6 < | 0 0 | 0 | 0 |
| WD- | Dog | 5CH | | 00: 2 ¹⁶ | √fc\ | Warming | Standby Mode | 1: Connect | 1: Drive |
| MOD | Timer | | 1: WDT | 01; 218 | /fc | up Time | : 00: RUN Mode | internally | the pin |
| | Mode | | Enable | 10: 220 | 7fc | 0: 2 ¹⁴ /fc | 01: STOP Mode | WDT out | in STOP |
| | | | (| 11: 222 | /fc | 1: 2 ¹⁶ /fc | 10: IDLE Mode | pin to | mode |
| | | | \ | | | | 11: Don't care | Reset Pin | |
| | Watch | | | | | 1631 |) | | |
| | Dog | 5DH | (O/ | | | | V | | |
| WDCR | Timer Control | | \ (\\/ |)) | | Unde | fined | | |
| | Register | | | | B1H: WDT [| Disable Code | 4EH: WDT Clear Code | · | |

(6) Serial Channel

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | . 0 |
|--------|----------------|--------------|------------------|---------------|------------------|---------------|----------------|-------------|----------------|----------------------|
| Symbol | | Address | RB7 | : RB6 | : RB5 | : 4 : RB4 | RB3 | RB2 | : RB1 | : RB0 |
| | Serial | | TB7 | TB6 | TB5 | TB4 | TB3 | TB2 | RB1 | TB0 |
| SC0BUF | Channel 0 | 50H | - '5' | . 150 | • | Receiving)/W | • | | . 101 | ; 150 |
| | Buffer | | | | <u> </u> | | |)() | 12 | |
| | - | | DDO | : EVEN | : PE | Undet | ined : PERR | FERR | /)' | : |
| | | | RB8 | EVEN | • | OERR | • | | | <u>: </u> |
| | Serial | | R | : | /W | | red to 0 by re | | | /W |
| SC0CR | Channel 0 | 51H | | 0 | 0 | 0 | 0 | · (0) | 0 | 0 |
| | Control | | _ | Parity | 1: | | 1: Error | , | Fix at | Fix at |
| | 20116101 | | data bit 8 | 0: Odd | Parity | Overrun | Parity | Framing | "0" | ″0″ |
| | | | | 1: Even | Enable | | |) } | | <u> </u> |
| | | | TB8 | CTSE | RXE | WU | SM1 | : SM0 | SC1 | SC0 |
| | | | | | | R/\ | Ŵ | | | |
| | | | 0 | 0 | 0 | 0 | 0 | . 0 | (0 | · 0 |
| SC0- | Serial | | Trans- | 1: | 1: | 1: | 00: Unused | | 00: TO0 Tr | iaaer |
| MOD | Channel 0 | 52H | mission | CTS | Receive | : :Wake up | 01: UART 7 | | 01: Baud r | |
| INIOD | Mode | | data bit 8 | Enable | : | / / | 10: UART 8 | ^ II | genera | |
| | | | data bit o | Enable | Enable | Ellabic | 11: UART 9 | | 10: Interna | |
| | | | | | (| | II. OAKI 9 | -DIL | 11: Don't o | |
| | | | | <u> </u> | | | | | <u> </u> | |
| | | | | <u>:</u> | BR0CK1 | BR0CK0 | BR0S3 | BR0S2 | BR0S1 | BR0S0 |
| | | | R/W | : | | | R/ | w // | | • |
| | Baud Rate | | 0 | : | 0 | > 0 | 0/ | >,0 | 0 | 0 |
| BR0CR | Control | 53H | Fix at | : | . 00: øT0 | (fc/4) | | Set freque | ency divisor | |
| | Control | | ″o″ | | (01: ¢T2 | (fc/16) | // // | | | |
| | | | | < | 10: ø ⊺ 8 | (fc/64) | | | to F | |
| | | | | | . 11: øT32 | 2 (fc/256) | | ("1" pro | ohibited) | |
| | Serial | | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 |
| CCABUE | | E 411 | TB7 | тв6 | :) \ TB5 | TB4 | TB3 | TB2 | RB1 | TB0 |
| SC1BUF | | 54H | | | // R (F | Receiving) /W | / (Transmissi | on) | | |
| | Buffen | | | | | Unde | | | | |
| | | | RB8 | EVEN) | PE | OÈRR | PERR | FERR | SCLKS | IOC |
| | | | R | R | w | R (Clear | red to 0 by re | eading) | R | /W |
| | Serial | | | / O | 0 < | 0 | 0 | 0 | 0 | 0 |
| SC1CR | Channel 1 | 55H | Receiving | - \ \ | 1: | | 1: Error | · · · · · · | 0: SCLK1 | 1: Input |
| "" | Control | 33.7 | data bit 8 | ./ / | Parity (7) | Overrun | Parity | Framing | (1 | SCLK1 pin |
| | Control | | data bit o | 1: Even | Enable | :)) | Tarrey | i | 1; SCLK1 | SCERT PIII |
| | | | | i. Even | Lilable | 7) | | | : (351) | |
| | | - / ' | TDO | | : DVC | | : · CN//1 | : CN40 | : (/ / | : |
| | | | TB8 | | RXE | WU | SM1 | SM0 | SC1 | SC0 |
| | | | | | | R/\ | | | | : - |
| | Serial < | // | Undefined | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SC1- | Channel 1 | 56H | Trans- | Fix at | : | 1: | | Interface | 00: TO0 1 | 33 |
| MOD | Mode | | mission | 70" | Receive | Wake up | 40 114 | RT 7-bit | 01: Baud | |
| | | | data bit 8 | \mathcal{A} | Enable | Enable | | RT 8-bit | | rator |
| ^ | |)) | | | : | | 11: UA | RT 9-bit | | nal clock <i>ϕ</i> 1 |
| | | | <i>(-</i> | | <u>:</u> | | | | 11: Don' | |
| | | | /> - ((| | BR1CK1 | BR1CK0 | BR1S3 | BR1S2 | BR1S1 | BR1S0 |
| < = | | | R/W\ | | <u>:</u> | | | <u>W</u> | | |
| | Baud Rate | | 0 | | 0 | 0 | 0 | 0 | 0 | 0 |
| BR1CR | Control | 57H | Fix at | | 00: φT0 | (fc/4) | : | Set freque | ency divisor | |
| | 23,14,51 | | "0" | / | 01: φT2 | (fc/16) | | - | to F | |
| | | | | : | 10: <i>ϕ</i> T8 | (fc/64) | | - | | |
| | | | | <u>:</u> | 11: øT32 | 2 (fc/256) | <u> </u> | ("1" pro | ohibited) | |
| | | | I | : | | | | | ODE1 | ODE0 |
| | | | | : | | | | | | |
| | Serial | | | | | | | | R | /W |
| ODE | Serial Open | 5 2 H | | | | | | | 0 R | /W : 0 |
| ODE | | 58H | | | | | | | | |
| ODE | Open | 58H | | | | | | | 0 | 0 |

(7) A/D Converter Control

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | . 0 | | | |
|--------|-----------|---------|--------|-----------|-----------|----------|---------|--------------|--------|-----------|--|--|--|
| | | | EOCF | ADBF | REPET | SCAN | ADCS | ADS | ADCH1 | ADCH0 | | | |
| | A/D | | | R | R/W | : R/W | R | w (| , R | /W | | | |
| ADMOD | Converter | 5EH | 0 | 0 | 0 | 0 | 0 | 0 |) | 0 | | | |
| | Mode reg | | 1: END | 1: BUSY | 1: Repeat | 1: Scan | 1: Slow | 1: START | Analog | lnput | | | |
| | | | | | Mode Set | Mode Set | t mode | $(// \land)$ | Channe | el Select | | | |
| | A/D | | | | _ | _ | | | | | | | |
| ADREG0 | Result | 60H | | | F | ₹ | | | | | | | |
| | Reg. 0 | | | Undefined | | | | | | | | | |
| | A/D | | | | _ | _ | | ノ)゛ | | | | | |
| ADREG1 | Result | 61H | | | F | ₹ | | | | : | | | |
| | Reg. 1 | | | | Unde | fined 🔷 | 11 /> | | 7 | _ | | | |
| | A/D | | | | _ | - ` | | / | | / | | | |
| ADREG2 | Result | 62H | | | F | ۲ () | > \ | | | : | | | |
| | Reg. 2 | | | | Unde | fined // | 5) | \ ((| | | | | |
| | A/D | | | | _ | | 7) | 7/6 | 18/A) | | | | |
| ADREG3 | Result | 63H | | | F | 3 | | | 70/ | : | | | |
| | Reg. 3 | | | | Unde | fined | • | | > | | | | |



(8) Interrupt Control (1/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | ∧ 2 | 1 | 0 | |
|------------|---------------------------------|------------------|----------------|---------------|-----------|---|--|---|-------------------|-------------|--|
| Зуппоот | | Address | , | INT1 | | | | \leftarrow | NTO | | |
| | INTerrupt | 70H | I1C | | I1M1 | I1M0 | IOC | 10M2 | 10M1 | IOMO | |
| INTE01 | Enable | (Prohibit | R/W | , | W | • | R/W | |) w | • | |
| | 0/1 | RMW) | 0 | 0 | 0 | . 0 | 0 | Q | / // 0 | 0 | |
| | INIT | | | INT3 | | | / | | NT2 | | |
| INITESS | INTerrupt Enable 2/3 | 71H | I3C | I3M2 | I3M1 | 13M0 | ∠I2C (| /12M2 | 12M1 | 12M0 | |
| INTE23 | | (Prohibit | R/W | | W | • | R/W | | W | | |
| | 2/3 | RMW) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | INTerrupt | | | INT5 | | |) b | INT4 | | | |
| INTE45 | Enable | 72H | I5C | I5M2 | I5M1 | . I5M0 | 146 | :/ I4M2 | I4M1 | 14M0 | |
| IIV I E45 | 4/5 | (Prohibit | R/W | | W | (| R/W | | W | _ | |
| | 4,3 | RMW) | 0 | 0 | 0 | 0 < | 0 | 0 | 40 | 0 | |
| | INTerrupt | | | INT7 | | | | | 1 76 | | |
| INTE67 | Enable | 73H | I7C | 17M2 | 17M1 | 17M0/ |)6C | 16M2 | I6M1 | : I6M0 | |
| INTLO | 6/7 | (Prohibit | R/W | | W | |)) R/W | 0 (| | | |
| | 0// | RMW) | 0 | 0 | 0 | 0 | 0 | 0 | (0)/ | 0 | |
| | INTerrupt | | | INTT1 (time | | | | | (timer 0) | | |
| INTET10 | Enable | 74H | IT1C | IT1M2 | IT1M1 | T1M0 | IT0C | IT0M2 | :V ITOM1 | : ITOM0 | |
| | Timer 1/0 | (Prohibit | R/W | | W | | R/W | $(\mathcal{S}_{\mathcal{S}_{\mathcal{S}}})$ | . W | | |
| | Timer I/O | RMW) | 0 | 0 : | 0 | 0 | 0 | 0/ | 0 | 0 | |
| | INTerrupt | | | INTT3 (time | | | (| | (timer 2) | | |
| INTET32 | Enable | 75H | IT3C | IT3M2 | IT3M1 | <u> </u> | IT2CV | IT2M2 | IT2M1 | IT2M0 | |
| | Timer 2/3 | (Prohibit | R/W | 4(| W | : 0 | R/W | | . W | | |
| | 1111101 2/3 | RMW) | 0 | 0 | 0 | 0/ | 0 | 0 | 0 | | |
| | INTerrupt Enable Treg 5/4 | | | INTTR5 (TRI | | | | | (TREG4) | | |
| INTET54 | | 76H | IT5C | IT5N12 | IT5M1 | IT5M0 | IT4C | IT4M2 | IT4M1 | IT4M0 | |
| | | (Prohibit | R/W | | W | | R/W | | W | : - | |
| | | RMW) | 0 | 0 | 0 | : 0 | 0 | 0 | 0 | 0 | |
| | INTerrupt | 7711 | ITYOC | INTTX0 | | : ITVORAO | IDVOC | | TRX0 | : 100/00/40 | |
| INTES0 | Enable | 77H (Prohibit | ITX0C R/W | TX0M2 I | TX0M1 | : ITX0M0 | IRX0C R/W | IRX0M2 | IRX0M1 | IRX0M0 | |
| | Serial 0 | RMW) | 0 | 0 | W < | | 0 | 0 | W : 0 | : | |
| | | KIVIVV | | INTTX1 | | 7. | | · · · | • | : | |
| | INTerrupt | 78H | ITX1C | | TX1M1 | ITX1M0 | IRX1C | IRX1M2 | IRX1 IRX1M1 | IRX1M0 | |
| INTES1 | Enable | (Prohibit | R/W | TIXTIVIZ : I | W | : JIJX IIVIO | R/W | INATIVIZ | W | : IKXTIVIO | |
| | Serial 1 | RMW) | 0 | 0 | O O | . 0 | 0 | 0 | . 0 | . 0 | |
| | | INIVIVV) | | INTAD | | : • | | : | : • | . • | |
| | INTerrupt | ~79H | IADC | $\overline{}$ | ADM1 | : IADM0 | | | : | : | |
| INTEAD | Enable 🔷 | (Prohibit | R/W | IADIVIZ | W | : 1201010 | | | : | : | |
| | A/D < | RMW) | 0 | ∕>0 | 0 | . 0 | | | : | : | |
| | | | | | | | | | • | | |
| | | | | | | | | | | | |
| | | <i>J</i> / | T (| | _ | | | _ | | | |
| 🕨 | lxxM2 | lxxM1 | IxxIM0 | | | ion (Write) | | 4 | | | |
| | 0 | , 0 | 0 | Prohibit inte | | | | | | | |
| | 0 | 0 | 1 | Set interrup | t reques | t level to "1". t level to "2". | • | | | | |
| | 0 | 1 1 | 0 | | | t level to 2 t level to "3". | | | | | |
| | 1 | 0 | 0 | | | t level to "4". | | | | | |
| | 1 | 0 | 1 | Set interrup | | | | | | | |
| | 1 | 1 | 0 | Set interrup | | | | | | | |
| | 1 | 1 | 1 | Prohibit inte | errupt re | quest. | | | | | |
| └ → | lxxC | | Function (F | Read) | | Function (Write) Clear interrupt request flag. | | | | | |
| | 0 | Indica | ate no interru | ıpt request. | (| | | | | | |
| | 1 | Indica | ate interrupt | request. | | Don' | t care | | | | |

Interrupt Control (2/2)

| Symbol | Name | Address | 7 | | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------------------|----------------------------|-----------|---------|--------------|--------|----------|--|--|---------------|---------|------------|--|--|
| | DMA 0 | | | | | | μDMA0 start vector | | | | | | |
| DMAON | | 7CH | | | | | DMA0V8 | DMA0V7 | DMA0V6 | DMA0V5 | DMA0V4 | | |
| DMA1V DMA2V DMA3V | | (Prohibit | | | | : | | | W |) } | | | |
| | vector | RMW) | | | | | 0 | 0 | 0 | 0 | 0 | | |
| | DMA 1 | | | | | | | μDI | VIA1 start ve | ctor | | | |
| DMA1V | | 7DH | | | | : | DMA1V8 | : DMA1V7 | EDMA1V6 | DMA1V5 | DMA1V4 | | |
| DIVIAIV | Vector | (Prohibit | | | | | | | W | | | | |
| | vector | RMW) | | | | | 0 | (0 | 5 0 | 0 | 0 | | |
| | DMA 2 | | | | | <u> </u> | | μDI | MA2 start ve | ctor | | | |
| DMASY | request | 7EH | | | | | DMA2V8 | DMA2V7 | DMA2V6 | DMA2V5 | DMA2V4 | | |
| DIVIAZV | Vector | (Prohibit | | | | | N | | W | | | | |
| | Vector | RMW) | | | | | 0 | 0 | 0 / | 0 | 0 | | |
| | DMA 3 request Vector | | | | | | (α) | / \ | MA3 start ve | | | | |
| DMA3V | | 7FH | | | | | DMA3V8 | DMA3V7 | DMA3V6 | DMA3V5 | DMA3V4 | | |
| DIVIA3V | | (Prohibit | | | | <u> </u> | | <u>// </u> | w | 14/)) | _ | | |
| | 1000 | RMW) | | | | (| 0 | 0 | 0 | 70/ | 0 | | |
| | | | I4IE | _ : | 13IE | i I2IE | <u> IIIÈ</u> | i 11EM | IOIE | IOLE | NMIREE | | |
| | | | | | | . 4(| . \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | | (\bigcirc) | | | | |
| | Interrupt Input Mode | | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | | |
| | | | 1: INT4 | : | INT3 | 111/11/2 | | : [[/ | 7 () | 0: INT0 | 1: Operate | | |
| IIMC0 | | 7AH | input | : | input | input | input | rising | input | edge | even at | | |
| | Contorol 0 | | enab | le : | enable | enable | enable | edge | enable | mode | NMI rise | | |
| | | | | | | | // | 1: INT1 | | 1: INT0 | edge | | |
| | | (Prohibit | | | | | | falling | | level | | | |
| | | RMW) | | | ((| | | edge | <u> </u> | mode | <u> </u> | | |
| | | | | | | " | : | | I7IE | i l6lE | I5IE | | |
| | Interrupt | | | -/- | 7 ~ | | | | | . W | | | |
| IIMC1 | Input | 7BH | | (:(| | : | | <u>:</u> | 0 | 0 | 0 | | |
| | Mode | | | | | | 1671 | | | 1: INT6 | 1: INT5 | | |
| | Contorol 1 | (Prohibit | | 77/ | | | | | input | input | input | | |
| | | RMW) | | \angle i)) | | | 71) | | enable | enable | enable | | |

(9) Chip Select / Wait Control (1/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|--------------|---|-------------------|---|--|-----------------------|--|----------------|-------------------------------|-------------------|---------------------|--|--|
| | | | BOE | BOSYS | B0ARE | BOBUS | B0W1 | B0W0 | BEXW1 | BEXW0 | | |
| | Plack 0 | | | | <u> </u> | | | | 75 | : | | |
| | Block 0 CS/WAIT | 68H | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | | |
| B0CS | control | 0011 | 0: CSO DIS | 1: SYSTEM | 0: 7F00 to | 0: 16-bit | 00: 2WA | | 00: 2WA | | | |
| | register | (Prohibit | 1: CS0 EN | : CSO EN only 7FFF 1: 8-bit 01: 1WAIT 1: Address 10: 1WAIT + n | | | | | | | | |
| | . • • • • • • • • • • • • • • • • • • • | RMW) | | | area | | 11; 0WA | | 10: 1WA | | | |
| | | , | D45 | DACYC | specification | DADUC | DAMA | DAVAGO | : | : | | |
| | | | B1E | B1SYS | B1ARE | B1BUS V | B1W1 | B1W0 | | | | |
| | Block 1 | | 0 | 0 | 0 | 0 | 0 | 0 | 4() | | | |
| B1CS | CS/WAIT | 69H | 0: CS1 DIS | • | 0: 80 to | | | | 2// | ~ | | |
| | control | | 1: CS1 EN | • | 7FFF | (0/ | \wedge | . (| 2 | | | |
| | register | (Prohibit | | 1 | 1: Address area | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | " | | | _ | | |
| | | RMW) | | | specification | | | | 90/ | | | |
| | | | B2E | B2SYS | B2ARE | B2BUS | B2W1 | B2W0 | > | : | | |
| | Block 2 | | | | 4(| | | $(\mathcal{C}_{\mathcal{D}})$ | | <u> </u> | | |
| B2CS | CS/WAIT | 6AH | 1 | 0 | 0: 8000 to | Undifined | 0 | 0 | <u>:</u> | <u>:</u> | | |
| BZCS | control | | 0: <u>CS2</u> DIS 1: <u>CS2</u> EN | | 3FFFFF | > | ((// | / 5) | | | | |
| | register | (Prohibit RMW) | 1. 632 214 | 1 1 | 1: Address | 1 | | | _ | <u> </u> | | |
| | | | | | area specification | | | | | | | |
| | Block 3 CS/WAIT control register | NIT 6BH | B3E | B3SYS | B3ARE | B3BU\$ | B3W1 | B3W0 | B3CAS | SRFC | | |
| | | | w | | | | | | | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | |
| B3CS | | | 0: CS3/CAS | () | 0: Undifined | | | | 0: CS3 | 0: Self | | |
| | | | 1: CS3/CAS | | 1: Address area | (62) | , | ` | output 1: CAS, | refresh exection | | |
| | | | EN specification RAS 1: Re | | | | | | | | | |
| | | | 7/1/ |)) | 6 | > | | | output | | | |
| | Memory Start Address Reg. 0 | t ress 40H | 523 | S22 | \$21// | S20 | S19 | S18 | S17 | S16 | | |
| MSAR0 | | | | | | P/ R/ | | | | : 4 | | |
| .013/-110 | | | 1 | = | | 1 A23 to | 1 0 A16 | 1 | 1 | 1 | | |
| | | | ~ | | Me | emory start a | | ng | | | | |
| | Memory | /Z . | V20 | V19 | V18 | V17 | V16 | V15 | V14 to 9 | V8 | | |
| D4 A D 4 D C | Start ´ < | | | \wedge | | R/\ | W | • | | • | | |
| MAMR0 | Address Mask | 41H | 1 | d(1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| | Reg. 0 | | | | | A8 to A20 co | | | ecification b | oit by bit) | | |
| | Memory | | > 523 | 522 | 521 | S20 | S19 | S18 | S17 | \$16 | | |
| | Start | 42H | | | • | R/\ | | • | | • | | |
| MSAR1 | Address Reg. 0 | | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| | | | A23 to A16 Memory start address setting | | | | | | | | | |
| | | | V21 | V20 | V19 | emory start a | V17 | ng V16 | V15 to 9 | V8 | | |
| | Memory Start | | V21 | V20 | : 17 | : V10 R/\ | • | : 10 | · V13103 | : VO | | |
| MAMR1 | Address | 43H | 1 | 1 | 1 | 1 | 1 | 1 | 1 | <u> </u> | | |
| | Mask | | , | • | 0: Address | A8 to A21 co | oparison is va | alid. | | | | |
| | Reg. 1 | | | | 1: Address | A8 to A21 co | oparison is in | valid. (Sp | ecification b | oit by bit) | | |

(9) Chip Select / Wait Controller (2/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|--------|--|----------|---|--|-----|--------------------------|------|--------|---------------|-------------|--|--|--|
| | Memory Start | | S23 | 522 | S21 | S20 | S19 | \$18 | S 17 | S16 | | | |
| MSAR2 | | | | R/W \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | | | | | | | | | |
| | Address | 44H | 1 | 1 | 1 | 1 | 1 | | / 1 | 1 | | | |
| | Reg. 2 | | | A23 to A16 Memory start address setting | | | | | | | | | |
| | Memory Start Address Mask Reg. 2 | | V22 | V21 | V20 | V19 | V18 | V17 | V16 | V15 | | | |
| | | | R/W | | | | | | | | | | |
| MAMR2 | | | 1 | 1 | 1 | 1 | _ // | ジ) 1 | 1 | 1 | | | |
| | | | 0: Address A15 to A22 coparison is valid. 1: Address A15 to A22 coparison is invalid. (Specification bit by bit) | | | | | | | | | | |
| | Memory | ss 46H | S23 | 522 | S21 | S20 | S19 | S18 | \$17 | S16 | | | |
| | Start Address Reg. 3 | | RW | | | | | | | | | | |
| MSAR3 | | | 1 | 1 | 1 | (1// |)) 1 | ∆ 1 ((|))/5 | 1 | | | |
| | | | | | M | A23 to emory start a | | ng | 3 | | | | |
| | Memory Start Address Mask Reg. 3 | ress 47H | V22 | V21 | V20 | V19 | V18 | V17 | V16 | V15 | | | |
| | | | R/W | | | | | | | | | | |
| MAMR3 | | | 1 | 1 | | Ĭ | 1_ | | 1 | 1 | | | |
| | | | | • | | A15 to A22 A15 to A22 | | | ecification l | oit by bit) | | | |

(10) DRAM Control

| Symbol | Name | Address | 7 (| 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----------------------------|----------|-------------|---------|-------------|-----------------|-----------|----------|-----|-------------|
| | | | DMI | RS2 | RS | 1 RS0 | : RW2 | RW1 | RW0 | : RC |
| | | | | | • | | RW | • | • | • |
| | | | (6// | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | Dummy | Refresh | n cycle ins | ertion interval | Refresh o | Refresh | | |
| | Refresh Control Reg. | trol 4BH | cycle | 000 | 15 state | s//)) | 000: | 2 states | | cycle |
| DDEECD | | | 0: Prohibit | 001: | 31 state | S | 001: | 3 states | | 0: Not |
| DREFCR | | | 1: Execute | 010: | 62 state | S | 010: | 4 states | | inserted |
| | | | | 011: | 78 state | S | 011: | 5 states | | 1: inserted |
| | | | | 100: | 97 state | s | 100: | 6 states | | |
| | | | | /_101: | 109 stat | es | 101: | 7 states | | |
| | | | | (110: | 124 stat | es | 110: | 8 states | | |
| ^ | | | | 111: | 154 stat | es | 111: | 9 states | | |

6. Port Section Equivalent Circuit Diagram


• Reading The Circuit Diagram

Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.


The dedicated signal is described below.


STOP: This signal becomes active "1" when the halt mode setting register is set to the STOP mode and the CPU executes the HALT instruction. When the drive enable bit [DRIVE] is set to "1", however, STOP remains at "0".


- The input protection resistans ranges from several tens of ohms to several hundreds of ohms.
- P0 (AD0 to AD7), P1 (AD8 to 15, A8 to 15), P2 (A16 to 23)



RD, WR









INT0 ←

- INTO Enable


■ P51 to P53 (AN1 to 3/INT1 to 3)



■ P40 to P43 (CS0 to CS3/CAS)



■ X1, X2



7. Points of Note and Restrictions

- (1) Special Expression
 - ① Explanation of a built-in I/O register: Register Symbol < Bit Symbol >
 - ex) TRUN < TORUN > · · · Bit TORUN of Register TRUN
 - 2 Read, Modify and Write Instruction

An instruction which CPU executes following by one instruction.

- 1. CPU reads data of the memory.
- 2. CPU modifies the data.
- 3. CPU writes the data to the same memory.
- ex1) SET 3, (TRUN) ··· set bit3 of TRUN
- ex2) INC 1, (100H) ··· increment the data of 100H
- The representative Read, Modify and Write Instruction in the TLCS-900

RLD A, mem , ADD imm, reg

③ 1 state

1 cycle clock divided by 2 oscillation frequency is called 1 state.

ex) The case of oscillation frequency is 20 MHz

2/20 MHz = 100 ns = 1 state

- (2) Care Points
 - ① AM8/ $\overline{16}$ pin/

Fix these pins V_{CC} or GND unless changing voltage.

2 Warmingup Counter

The warmingup counter operates when the STOP mode is released even the system which is used an external oscillator. As a result, it takes warming up time from inputting the releasing request to outputting the system clock.

③ Programmable Pull Up/Down Resistance

The programmable pull up/down resistors can be selected ON/OFF by program when they are used as the input ports. The case of they are used as the output ports, they can not be selected ON/OFF by program.

4 Bus Releasing Function

Refer to the "Note about the Bus Release" in 3.5 Functions of Ports because the pin state when the bus is released is written.

⑤ WatchDog Timer

The watch dog timer starts operation immediately after the reset is released. When the watch dog timer is not used, set watch dog timer to disable.

⑥ CPU (High SpeedμDMA)

Only the "LDC cr, r", "LDC r, cr" instruction can be used to access the control register like transfer source address register (DMASn) in the CPU.

7 Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts $= (\overline{NMI}, INT0)$, which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

