

CMOS 16-bit Microcontrollers

TMP96C081F

1. Outline and Device Characteristics

The TMP96C081F are high-speed advanced 16-bit microcontrollers developed for controlling medium to large-scale equipment.

The TMP96C081F are housed in a 100-pin flat package.
Device characteristics are as follows:

- (1) Original 16-bit CPU
 - TLCS-90 instruction mnemonic upward compatible.
 - 16M-byte linear address space
 - General-purpose registers and register bank system
 - 16-bit multiplication/division and bit transfer/arithmetic instructions
 - High-speed micro DMA
 - 4 channels (1.6 μ s/2 bytes @ 20MHz)
- (2) Minimum instruction execution time
 - 200ns @ 20MHz
- (3) Internal DMAC: 4 channels
- (4) External memory expansion
 - Can be expanded up to 16M bytes (for both programs and data).
 - AM8/ $\overline{16}$ pin (select the external data bus width)
 - Can mix 8- and 16-bit external data buses.
 - ...Dynamic data bus sizing
- (5) 8-bit timers: 2 channels
- (6) 8-bit PWM timers: 2 channels
- (7) 16-bit timers: 2 channels
- (8) Pattern generators: 4 bits, 2 channels
- (9) Serial interface: 2 channels
- (10) 10-bit A/D converter: 6 channels
- (11) Watchdog timer
- (12) Chip select/wait controller: 5 blocks
- (13) Interrupt functions
 - 3 CPU interrupts: ... SWI instruction, privileged violation, and illegal instruction
 - 18 internal interrupts 7-level priority can be set.
 - 6 external interrupts
- (14) I/O ports: Maximum 64 pins
- (15) Standby function : 3 halt modes (RUN, IDLE, STOP)




Figure 1. TMP96C081F Block Diagram

2. Pin Assignment and Functions

The assignment of input/output pins for TMP96C081F, their name and outline functions.

2.1 Pin Assignment

Figure 2.1 shows pin assignment of TMP96C081F.




Figure 2.1. Pin Assignment (100-pin QFP)

2.2 Pin Names and Functions

The names of input/output pins and their functions are described below.

Table 2.2. Pin Names and Functions

Pin Name	Number of Pins	I/O	Functions
AD0 ~ AD7	8	Tri-state	Address/data (lower): 0 - 7 for address/data bus
AD8 ~ AD15 A8 ~ A15	8	Tri-state Output	Address data (upper): 8 - 15 for address/data bus Address: 8 to 15 for address bus
P20 ~ P27 A0 ~ A7 A16 ~ A23	8	I/O Output Output	Port 2: I/O port that allows selection of I/O on a bit basis (with pull-down resistor) Address: 0 - 7 for address bus Address: 16 - 23 for address bus
\overline{RD}	1	Output	Read: Strobe signal for reading external memory
\overline{WR}	1	Output	Write: Strobe signal for writing data on pins AD0 -7
P32 \overline{HWR}	1	I/O Output	Port 32: I/O port (with pull-up resistor) High write: Strobe signal for writing data on pins AD8 - 15
P33 \overline{WAIT}	1	I/O Input	Port 33: I/O port (with pull-up resistor) Wait: Pin used to request CPU bus wait
P34 \overline{BUSRQ}	1	I/O Output Input	Port 34: I/O port (with pull-up resistor) Bus request: Signal used to request high impedance for AD0 - 15, A0 - 23, \overline{RD} , \overline{WR} , \overline{HWR} , $\overline{R/W}$, \overline{RAS} , $\overline{CS0}$, $\overline{CS1}$, $\overline{CS2}$, $\overline{CS3}$ and $\overline{CS4}$ pins. (For external DMAC)
P35 \overline{BUSAK}	1	I/O Output	Port 35: I/O port (with pull-up resistor) Bus acknowledge: Strobe indicating that AD0 - 15, A0 - 23, \overline{RD} , \overline{WR} , \overline{HWR} , $\overline{R/W}$, \overline{RAS} , $\overline{CS0}$, $\overline{CS1}$, $\overline{CS2}$, $\overline{CS3}$ and $\overline{CS4}$ pins are at high impedance after receiving \overline{BUSRQ} . (For external DMAC)
P36 $\overline{R/W}$	1	I/O Output	Port 36: I/O port (with pull-up resistor) Read/write: 1 represents read or dummy cycle 0, write cycle.
P37 \overline{RAS}	1	I/O Output	Port 37: I/O port (with pull-up resistor) Row address strobe: Outputs \overline{RAS} strobe for DRAM.
P40 $\overline{CS0}$ $\overline{CAS0}$	1	I/O Output Output	Port 40: I/O port (with pull-up resistor) Chip select 0: Outputs 0 when address is within specified address area. Column address strobe 0: Outputs \overline{CAS} strobe for DRAM when address is within specified address area.
P41 $\overline{CS1}$ $\overline{CAS1}$	1	I/O Output Output	Port 41: I/O port (with pull-up resistor) Chip select 1: Outputs 0 if address is within specified address area. Column address strobe 1: Outputs \overline{CAS} strobe for DRAM when address is within specified address area.
P42 $\overline{CS2}$ $\overline{CAS2}$	1	I/O Output Output	Port 42: I/O port (with pull-up resistor) Chip select 2: Outputs 0 if address is within specified address area. Column address strobe 2: Outputs \overline{CAS} strobe for DRAM when address is within specified address area.
P43 $\overline{CS3}$ $\overline{CAS3}$	1	I/O Output Output	Port 43: I/O port (with pull-up resistor) Chip select 3: Outputs 0 if address is within specified address area. Column address strobe 3: Outputs \overline{CAS} strobe for DRAM if address is within specified address area.
P44 $\overline{CS4}$ $\overline{CAS4}$	1	I/O Output Output	Port 43: I/O port (with pull-up resistor) Chip select 3: Outputs 0 if address is within specified address area. Column address strobe 4: Outputs \overline{CAS} strobe for DRAM if address is within specified address area.

Note: The internal I/O of this device cannot be accessed using the external DMA controller.

Pin Name	Number of Pins	I/O	Functions
P50 – P53 AN0 – AN5	6	Input Input	Port 5: Input port Analog input: Input to A/D converter
VREF	1		Pin for reference voltage input to A/D converter
AVCC	1		Power supply pin for A/D converter
AGND	1		Ground
P60 – 63 PG00 – 03	4	I/O Output	Port s 60 – 63: I/O ports that allow selection of I/O on a bit basis Pattern generator ports: 00 – 03
P64 – 67 PG10 – 13	4	I/O Output	Port s 64 – 67: I/O ports that allow selection of I/O on a bit basis Pattern generator ports: 10 – 13
P70 TI0	1	I/O Input	Port 70: I/O port Timer input 0: Timer 0 or 1 output
P71 TO1	1	I/O Output	Port 71: I/O port Timer output 1: Timer 0 or 1 output
P72 TO2	1	I/O Output	Port 72: I/O port PWM output 2: 8-bit PWM timer 2 output
P73 TO3	1	I/O Output	Port 73: I/O port PWM output 3: 8-bit PWM timer 3 output
P80 TI4 INT4	1	I/O Input Input	Port 80: I/O port Timer output 4: Timer 4 count/capture trigger signal input Interrupt request pin 4: Interrupt request pin with programmable rising/falling edge.
P81 TI5 INT5	1	I/O Input Input	Port 81: I/O port Timer output 5: Timer 4 count/capture trigger signal input Interrupt request pin 5: Interrupt request pin with programmable rising edge.
P82 TO4	1	I/O Output	Port 82: I/O port Timer output 4: Timer 4 output pin
P83 TO5	1	I/O Output	Port 83: I/O port Timer output 5: Timer 4 output pin

Note: Pull-up/pull-down resistor can be released from the pin by software.

Pin Name	Number of Pins	I/O	Functions
P84 TI6 INT6	1	I/O Input Input	Port 84: I/O port Timer input 6: Timer 5 count/capture trigger signal input Interrupt request pin 6: Interrupt request pin with programmable rising/falling edge
P85 TI7 INT7	1	I/O Input Input	Port 85: I/O port Timer output 7: Timer 5 count/capture trigger signal input Interrupt request pin 7: Interrupt request pin with rising edge
P86 TO6	1	I/O Output	Port 86: I/O port Timer output 6: Timer 5 output pin
P87 INT0	1	I/O Input	Port 87: I/O port Interrupt request pin 0: Interrupt request pin with programmable level/rising edge
P90 TXD0	1	I/O Output	Port 90: I/O port Serial send data 0
P91 RXD0	1	I/O Input	Port 91: I/O port Serial receive data 0
P92 CTS0	1	I/O Input	Port 92: I/O port Serial data send enable 0 (Clear to Send)
P93 TXD1	1	I/O Output	Port 93/I/O port Serial send data 1
P94 RXD1	1	I/O Input	Port 94: I/O port Serial receive data 1
P95 SCLK1	1	I/O I/O	Port 95: I/O port Serial clock I/O 1
PA0 DREQ0	1	I/O Input	Port A0: I/O port DMA request 0: DMA channel 0 request pin
PA1 DACK0	1	I/O Output	Port A1: I/O port DMA acknowledge 0: DMA channel 0 acknowledge signal
PA2 DREQ1	1	I/O Input	Port A2: I/O port DMA request 1 : DMA channel 1 request pin
PA3 DACK1	1	I/O Output	Port A3: I/O port DMA acknowledge 1: DMA channel 1 acknowledge signal
PA4 DREQ2	1	I/O Input	Port A4: I/O port DMA request 2: DMA channel 2 request pin

Note: Pull-up/pull-down resistor can be released from the pin by software.

Pin Name	Number of Pins	I/O	Functions
PA5 DACK2	1	I/O Output	Port A5: I/O port DMA acknowledge 2: DMA channel 2 acknowledge signal
PA6 DREQ3	1	I/O Input	Port A6: I/O port DMA request 3: DMA channel 3 request pin
PA7 DACK3	1	I/O Output	Port A7: I/O port DMA acknowledge 3: DMA channel 3 acknowledge signal
PB0 AEN	1	I/O Output	Port B0: I/O port Address enable: Enabled when internal DMA has bus mastership
PB1 EOP	1	I/O Input	Port B1: I/O port DMA acknowledge 3: DMA channel 3 acknowledge signal
PB2 TC	1	I/O Output	Port B2: I/O port Terminal count: Output signal to indicate transfer completion.
PB3 IORD	1	I/O Output	Port B3: I/O port I/O read signal: Strobe signal for reading external I/O when DMA is in signal address mode.
PB4 IOWR	1	I/O Output	Port B4: I/O port I/O write signal: Strobe signal for writing external I/O when DMA is in signal address mode.
WDTOUT	1	Output	Watchdog timer output pin
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program.
CLK	1	Output	Clock output : Outputs $\lfloor X1 \div 4 \rfloor$ clock. Pulled-up during reset.
AM8/16	1	Input	Address mode: Selects external Data Bus width. "0" should be input with fixed 16 bit Bus width or 16 bit Bus interfaced width 8bit Bus. "1" should be input with fixed 8 bit Bus width.
CSEL	1	Input	CPU select: Signal used for emulation. Fix either "0" or "1".
ALE	1	Output	Address latch enable
RESET	1	Input	Reset: Initializes LSI. (With pull-up resistor)
X1/X2	2	I/O	Oscillator connecting pin
VCC	2		Power supply pin (+5V)pin
VSS	2		GND pin (0V)

Note: Pull-up/pull-down resistor can be released from the pin by software.

3. Operation

This section describes in blocks the functions and basic operations of the TMP96C081F device.

Check the chapter Guidelines and Restrictions for proper care of the device.

3.1 CPU

The TMP96C081F device has a built-in high-performance 16-bit CPU. (For CPU operation, see TLCS-900 CPU in the book Core Manual Architecture User Manual.)

This section describes CPU functions unique to TMP96C081F that are not described in the previous section.

3.1.1 Reset

To reset the TMP96C081F, the $\overline{\text{RESET}}$ input must be kept at 0 for at least 10 system clocks (10 states: 1 μ s with a 20MHz system clock) within an operating voltage range and with a stable oscillation.

When reset is accepted, the CPU sets as follows:

- Program counter (PC) to 8000H.
- Stack pointer (XSP) for system mode to 100H.
- SYSM bit of status register (SR) to 1. (Sets to system mode.)
- IFF2 to 0 bits of status register to 111. (Sets mask register to interrupt level 7.)
- MAX bit of status register to 0. (Sets to minimum mode.)
- Bits RFP2 to 0 of status register to 000. (Sets register banks to 0.)


When reset is released, instruction execution starts from address 8000H. CPU internal registers other than the above are not changed.

When reset is accepted, processing for built-in I/Os, ports, and other pins is as follows:

- Initializes built-in I/O registers as per specifications.
- Sets port pins (including pins also used as built-in I/Os) to general-purpose input/output port mode (sets I/O ports to input ports).
- Sets the $\overline{\text{WDOUT}}$ pin to 0. (Watchdog timer is set to enable after reset.)
- Pulls up the CLK pin to 1.
- Sets the ALE pin to 0.

3.2 Memory Map

Figure 3.2 is a memory map of the TMP96C081F.



Note: The start address after reset is 8000H. Resetting sets the stack pointer (XSP) on the system mode side to 100H.

Figure 3.2. Memory Map

3.3 Interrupts

TLCS-900 interrupts are controlled by the CPU interrupt mask flip-flop (IFF2 to 0) and the built-in interrupt controller.

The TMP96C081F has altogether the following 27 interrupt sources:

- Interrupts from the CPU...3
(Software interrupts, privileged violations, and Illegal (undefined) instruction execution)
- Interrupts from external pins (NMI, INT0, and INT4 to 7)...6
- Interrupts from built-in I/Os...18

A fixed individual interrupt vector number is assigned to each interrupt source; six levels of priority (variable) can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority of 7.

When an interrupt is generated, the interrupt controller sends the value of the priority of the interrupt source to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the value of the highest priority (7 for non-maskable interrupts is the highest) to the CPU.

The CPU compares the value of the priority sent with the value in the CPU interrupt mask register (IFF2 to 0). If the value is greater than that of the CPU interrupt mask register, the interrupt is accepted. The value in the CPU interrupt mask register (IFF2 to 0) can be changed using the EI instruction (contents of the EI num/IFF <2:0> = num). For example, programming EI 3 enables acceptance of maskable interrupts

with a priority of 3 or greater, and non-maskable interrupts which are set in the interrupt controller. The DI instruction (IFF <2:0> = 7) operates in the same way as the EI 7 instruction. Since the priority values for maskable interrupts are 0 to 6, the DI instruction is used to disable maskable interrupts to be accepted. The EI instruction becomes effective immediately after execution. (With the TLCS-90, the EI instruction becomes effective after execution of the subsequent instruction.)

In addition to the general-purpose interrupt processing mode described above, there is also a high-speed micro DMA processing mode. High-speed micro DMA is a mode used by the CPU to automatically transfer byte or word data. It enables the CPU to process interrupts such as data saves to built-in I/Os at high speed.

Figure 3.3 (1) is a flowchart showing overall interrupt processing.




Figure 3.3 (1). Interrupt Processing Flowchart

3.3.1 General-Purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows:

- (1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt controller generates interrupt vectors in accordance with the default priority (which is fixed as follows: the smaller the vector value, the higher the priority), then clears the interrupt request.
- (2) The CPU pushes the program counter and the status register to the system stack area (area indicated by the system mode stack pointer).
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2 to 0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU sets the <SYSM> flag of the status register to 1 and enters the system mode.
- (5) The CPU jumps to address 8000H + interrupt vector, then starts the interrupt processing routine.

The table below shows the number of execution states for the above processing times.

Bus Width of Stack Area	Interrupt Processing State Number	
	MAX mode	Min mode
8-bit	23	19
16-bit	17	15

To return to the main routine after completion of the interrupt processing, the RETI instruction is usually used. Executing this instruction restores the contents of the program counter and the status registers.

Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher than the value in the CPU mask register <IFF2 to 0>. The CPU mask register <IFF2 to 0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.

The interrupt request with a priority higher than the accepted now interrupt during the CPU is processed above (1) ~ (5) is accepted before the 1'st instruction in the interrupt processing routine, causing interrupt processing to nest. This is the same case of over lapped each Non-maskable interrupt (level "7"). The CPU does not accept an interrupt request of the same level as that of the interrupt being processed.

Resetting initializes the CPU mask registers <IFF2 to 0> to 7; therefore, maskable interrupts are disabled.

The addresses 008000H to 0081FFH (512 bytes) of the TLCS-900 are assigned for interrupt processing entry area.

Table 3.3 (1) TMP96C081F Interrupt Table

Default Priority	Type	Interrupt Source	Vector Value "V"	Start Address	High-Speed Micro DMA Start Vector
1	Non-Maskable	Reset , or SW10 instruction	0 0 0 0 H	8 0 0 0 H	–
2		INTPREV: Privileged violation, or SWI1	0 0 1 0 H	8 0 1 0 H	–
3		INTUNDEF: Illegal instruction, or SWI2	0 0 2 0 H	8 0 2 0 H	–
4		SWI 3 Instruction	0 0 3 0 H	8 0 3 0 H	–
5		SWI 4 Instruction	0 0 4 0 H	8 0 4 0 H	–
6		SWI 5 Instruction	0 0 5 0 H	8 0 5 0 H	–
7		SWI 6 Instruction	0 0 6 0 H	8 0 6 0 H	–
8		SWI 7 Instruction	0 0 7 0 H	8 0 7 0 H	–
9		$\overline{\text{NMI}}$ Pin	0 0 8 0 H	8 0 8 0 H	08H
10		INTWD: Watchdog timer	0 0 9 0 H	8 0 9 0 H	09H
11	Maskable	INTO pin	0 0 A 0 H	8 0 A 0 H	0AH
12		INT4 pin	0 0 B 0 H	8 0 B 0 H	0BH
13		INT5 pin	0 0 C 0 H	8 0 C 0 H	0CH
14		INT6 pin	0 0 D 0 H	8 0 D 0 H	0DH
15		INT7 pin	0 0 E 0 H	8 0 E 0 H	0EH
32		INTAD: A/D conversion completion	0 0 F 0 H	8 0 F 0 H	0FH
16		INTT0: 8-bit timer 0	0 1 0 0 H	8 1 0 0 H	10H
17		INTT1: 8-bit timer 1	0 1 1 0 H	8 1 1 0 H	11H
18		INTT2: 8-bit timer 2/PWM0	0 1 2 0 H	8 1 2 0 H	12H
19		INTT3: 8-bit timer 3/PWM1	0 1 3 0 H	8 1 3 0 H	13H
20		INTTR4: 16-bit timer 4 (TREG4)	0 1 4 0 H	8 1 4 0 H	14H
21		INTTR5: 16-bit timer 4 (TREG5)	0 1 5 0 H	8 1 5 0 H	15H
22		INTTR6: 16-bit timer 5 (TREG6)	0 1 6 0 H	8 1 6 0 H	16H
23		INTTR7: 16-bit timer 5 (TREG7)	0 1 7 0 H	8 1 7 0 H	17H
24		INTRX0: Serial receive (Channel.0)	0 1 8 0 H	8 1 8 0 H	18H
25		INTTX0: Serial send (Channel.0)	0 1 9 0 H	8 1 9 0 H	19H
26		INTRX1: Serial receive (Channel.1)	0 1 A 0 H	8 1 A 0 H	1AH
27		INTTX1: Serial send (Channel.1)	0 1 B 0 H	8 1 B 0 H	1BH
28		DMA0: DMA channel 0	0 1 C 0 H	8 1 C 0 H	1CH
29		DMA1: DMA channel 1	0 1 D 0 H	8 1 D 0 H	1DH
30		DMA2: DMA channel 2	0 1 E 0 H	8 1 E 0 H	1EH
31	DMA3: DMA channel 3	0 1 F 0 H	8 1 F 0 H	1FH	

3.3.2 High-Speed Micro DMA

In addition to the conventional interrupt processing, the TLCS-900 also has a high-speed micro DMA function. When an interrupt is accepted, in addition to an interrupt vector, the CPU receives data indicating whether processing is high-speed micro DMA mode or general-purpose interrupt. If high-speed micro DMA mode is requested, the CPU performs high-speed micro DMA processing.

The TLCS-900 can process at very high speed compared with the TLCS-90 micro DMA because it has transfer parameters in dedicated registers in the CPU. Since those dedicated registers are assigned as CPU control registers, they can only be accessed by the LDC (privileged) instruction.

(1) High-Speed Micro DMA Operation

High-speed micro DMA operation starts when the accepted interrupt vector value matches the micro DMA start vector value set in the interrupt controller. The high-speed micro DMA has four channels so that it can be set for up to four types of interrupt source.

When a high-speed micro DMA interrupt is accepted, data is automatically transferred from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented. If the value in the counter after decrementing is other than 0, high-speed micro DMA processing is completed. If the value in the counter after decrementing is 0, general-purpose interrupt processing is performed. In read-only mode, which is provided for DRAM refresh, the value in the counter is ignored and dummy read is repeated.

The 32-bit control registers are used for setting transfer

source/destination addresses. However, the TLCS-900 has only 24 address pins for output. A 16M-byte space is available for the high-speed micro DMA. Also in normal mode operation, the all address space (in other words, the space for system mode which is set by the CS/WAIT controller) can be accessed by high-speed micro DMA processing.

There are two data transfer modes: one-byte mode and one-word mode. Incrementing, decrementing, and fixing the transfer source/destination address after transfer can be done in both modes. Therefore data can easily be transferred between I/O and memory and between I/Os. For details of transfer modes, see the description of transfer mode registers.




The transfer counter has 16 bits, so up to 65536 transfers (the maximum when the initial value of the transfer counter is 0000H) can be performed for one interrupt source by high-speed micro DMA processing.

After transferring data using the high-speed micro DMA and the transfer counter has been decremented to 0, the program goes to a general-purpose interrupt processing. Note that after interrupt processing, when an interrupt for the same channel is generated, if the system requires resetting the transfer counter starts from 65536.

For the source and destination address registers, please reset the register number when specifying a particular register number. Otherwise, the register number is counted in order.

Interrupt sources processed by high-speed micro DMA processing are those with the high-speed micro DMA start vectors listed in Table 3.3 (1).

The following timing chart shows a high-speed micro DMA cycle of the transfer address in increment mode (all modes except the Read-only mode operate similarly). (Condition: MIN mode, 16-bit Bus width for 16M Byte, 0 wait)




(Note1) This is added 2 states the case of the bus width of source address area is 8bit

(Note3) This may be a dummy cycle with instruction queue buffer.

(Note2) This is added 2 states the case of the bus width of destination address area is 8bit

(Note4) This is added 2 states the case of the bus width of stack address area is 8bit

(2) Register Configuration (CPU Control Register)



This Control Register cannot be set only "LDC cr, r" instruction.

(3) Transfer Mode Register Details

(DMAM0~3)

0	0	0	0	Mode
---	---	---	---	------

Note : When specifying values for this register, set the upper 4 bits to 0.

Z: 0 = byte transfer, 1 = word transfer

execution time (Min.)

0	0	0	Z	Transfer destination address INC mode for I/O to memory (DMADn +) ← (DMASn) DMACn ← DMACn - 1 if DMACn = 0 then INT.	16 states (1.6 μs)
0	0	1	Z	Transfer destination address DEC mode for I/O to memory (DMADn -) ← (DMASn) DMACn ← DMACn - 1 if DMACn = 0 then INT.	16 states (1.6 μs)
0	1	0	Z	Transfer source address INC mode for I/O to memory (DMADn) ← (DMASn +) DMACn ← DMACn - 1 if DMACn = 0 then INT.	16 states (1.6 μs)
0	1	1	Z	Transfer source address DEC mode for I/O to memory (DMADn) ← (DMASn -) DMACn ← DMACn - 1 if DMACn = 0 then INT.	16 states (1.6 μs)
1	0	0	Z	Fixed address mode I/O to I/O (DMADn) ← (DMASn) DMACn ← DMACn - 1 if DMACn = 0 then INT.	16 states (1.6 μs)
1	0	1	0	Read-only mode for DRAM refresh Dummy ← (DMASn) ; Reads 4 bytes. DMASn ← DMASn + 4 ; Increments lower word only. DMACn ← DMACn - 1	14 states (1.4 μs)
1	0	1	1	Counter mode for interrupt counter DMASn ← DMASn + 1 DMACn ← DMACn - 1 if DMACn = 0 then INT.	11 states (1.1 μs)

(1 states = 100ns @ 20MHz)

Note : n : corresponds to high-speed μDMA channels 0-3.
 DMADn + / DMASn + : Post-increment (Increments register value after transfer.)
 DMADn - / DMASn - : Post-decrement (Decrement register value after transfer.)
 Execution time : Indicates when the destination/source address space is 16-bit bus width and is set to 0 WAIT.

All address space which is can be accessed by high-speed μDMA is the space for system mode, specified chip

select/wait controller. Do not use undefined codes for transfer mode control.

(4) Example for High-Speed Micro DMA Operation

< Example for usage of read only mode (DRAM refresh)>

When the hardware configuration is as follows:

DRAM mapping size: = 1MB
 DRAM data bus size: = 8 bits
 DRAM mapping address range: = 1000000H to 1FFFFFFH

Set the following registers first; refresh is performed automatically.

① Register initial value setting

```
LD  XIX, 1000000H
LDC  DMAS0, XIX  ... mapping start address
LD  A, 00001010B
LDC  DMAM0, A    ... read only mode (for DRAM
                refresh
```

② Timer setting

Set the timers so that interrupts are generated at intervals of 62.5μs or less.

③ Interrupt controller setting

Set the timer interrupt above level at the other desired interrupt request level. Write the above timer interrupt vector value in the micro DMA start vector register, DMA0V.

(Operation description)

The DRAM data bus is in an 8-bit bus and the high-speed μDMA is in read-only mode (4 bytes), so refresh is performed for four times per interrupt. When a 512 refresh/8ms DRAM is connected, DRAM refresh is performed sufficiently if the high-speed μDMA is started every $15.625\mu\text{s} \times 4 = 62.4\mu\text{s}$ or less, since the timing is $15.625\mu\text{s}/\text{refresh}$.

(Overhead)

Each processing time by the high-speed μDMA is $1.8\mu\text{s}$ (18 states) @ 20MHz with an 8-bit data bus. In the above example, the micro DMA is started every 62.5μs, $1.8\mu\text{s}/62.5\mu\text{s} = 0.0288$; thus, the overhead is 2.88%.

(Note)

Please be aware that a refresh is ineffective at a bus release which an interrupt is in a wait state, because the high-speed micro DMA is started by an interrupt.

3.3.3 Interrupt Controller

Figure 3.3.3 (1) is a block diagram of the interrupt circuits. The left half of the diagram shows the interrupt controller; the right half includes the CPU interrupt request signal circuit and the HALT release signal circuit.

Each interrupt channel (total of 20 channels) in the interrupt controller has an interrupt request flip-flop, interrupt priority setting register, and a register for storing the high-speed micro DMA start vector. The interrupt request flip-flop is used to latch interrupt requests from peripheral devices. The flip-flop is cleared to 0 at reset, when the CPU reads the interrupt channel vector after the acceptance of interrupt, or when the CPU executes an instruction that clears the interrupt of that channel (writes 0 in the clear bit of the interrupt priority setting register).

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

```
INTE0AD←----- 0 ---  Zero-clears the INTO Flip Flop.
```

The status of the interrupt request flip-flop is detected by reading the clear bit. Detects whether there is an interrupt request for an interrupt channel.

The interrupt priority can be set by writing the priority in the interrupt priority setting register (e.g., INTE0AD, INTE45, etc.) provided for each interrupt source. Interrupt levels to be set are from 1 to 6. Writing 0 or 7 as the interrupt priority disables the corresponding interrupt request. The priority of the non-maskable interrupt (NMI pin, watchdog timer, etc.) is fixed to 7. If interrupt requests with the same interrupt level are generated simultaneously, interrupts are accepted in accordance with the default priority (the smaller the vector value, the higher the priority).

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2 to 0> set in the Status Register by the interrupt request signal with the priority value sent; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR <IFF2 to 0>. Interrupt requests where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine. When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR <IFF2 to 0>.

The interrupt controller also has four registers used to store the high-speed other micro DMA start vector. These are I/O registers; unlike other DMA registers (DMAS, DMAD, DMAM, and DMAC), they can be accessed in either normal or system mode. Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.3 (1)), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter registers (e.g., DMAS and DMAD) prior to the micro DMA processing.




Figure 3.3.3 (1). Block Diagram of Interrupt Controller

(1) Interrupt Priority Setting Register

(Read-modify-write prohibited.)


Symbol	Address	7	6	5	4	3	2	1	0
INTE0AD	70H	INTAD				INT0			
		IADC	IADM2	IADM1	IADM0	IOC	IOM2	IOM1	IOM0
		R/W	W	W	W	R/W	W	W	W
		0	0	0	0	0	0	0	0
INTE45	71H	INT5				INT4			
		ISC	ISM2	ISM1	ISM0	I4C	I4M2	I4M1	I4M0
		R/W	W	W	W	R/W	W	W	W
		0	0	0	0	0	0	0	0
INTE67	72H	INT7				INT6			
		I7C	I7M2	I7M1	I7M0	I6C	I6M2	I6M1	I6M0
		R/W	W	W	W	R/W	W	W	W
		0	0	0	0	0	0	0	0
INTE710	73H	INTT1 (Timer1)				INTT0 (Timer0)			
		IT1C	IT1M2	IT1M1	IT1M0	IT0C	IT0M2	IT0M1	IT0M0
		R/W	W	W	W	R/W	W	W	W
		0	0	0	0	0	0	0	0
INTEPW10	74H	INTT3 (Timer3/PWM1)				INTT2 (Timer2/PWM0)			
		IPW1C	IPW1M2	IPW1M1	IPW1M0	IPW0C	IPW0M2	IPW0M1	IPW0M0
		R/W	W	W	W	R/W	W	W	W
		0	0	0	0	0	0	0	0
INTE754	75H	INTTR5 (TREG5)				INTTR4 (TREG4)			
		IT5C	IT5M2	IT5M1	IT5M0	IT4C	IT4M2	IT4M1	IT4M0
		R/W	W	W	W	R/W	W	W	W
		0	0	0	0	0	0	0	0
INTE76	76H	INTTR7 (TREG7)				INTTR6 (TREG6)			
		IT7C	IT7M2	IT7M1	IT7M0	IT6C	IT6M2	IT6M1	IT6M0
		R/W	W	W	W	R/W	W	W	W
		0	0	0	0	0	0	0	0
INTE50	77H	INTTX0				INTRX0			
		ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
		R/W	W	W	W	R/W	W	W	W
		0	0	0	0	0	0	0	0
INTE51	78H	INTTX1				INTRX1			
		ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
		R/W	W	W	W	R/W	W	W	W
		0	0	0	0	0	0	0	0
INTDMA0	79H	DMA1				DMA0			
		ID1C	ID1M2	ID1M1	ID1M0	ID0C	ID0M2	ID0M1	ID0M0
		R/W	W	W	W	R/W	W	W	W
		0	0	0	0	0	0	0	0
INTDMA1	7AH	DMA3				DMA2			
		ID3C	ID3M2	ID3M1	ID3M0	ID2C	ID2M2	ID2M1	ID2M0
		R/W	W	W	W	R/W	W	W	W
		0	0	0	0	0	0	0	0

←Interrupt source
←bit Symbol
←Read/Write
←After reset

ixxM2	ixxM1	ixxM0	Function (Write)
0	0	0	Prohibits interrupt request.
0	0	1	Sets interrupt request level to "1".
0	1	0	Sets interrupt request level to "2".
0	1	1	Sets interrupt request level to "3".
1	0	0	Sets interrupt request level to "4".
1	0	1	Sets interrupt request level to "5".
1	1	0	Sets interrupt request level to "6".
1	1	1	Prohibits interrupt request.

ixxC	Function (Read)	Function (Write)
0	Indicates no interrupt request.	Clears interrupt request flag.
1	Indicates interrupt request.	----- Don't care -----

(2) External Interrupt Control



Setting of External Interrupt Pin Functions

Interrupt	Pin name	Mode	Setting method
\overline{NMI}	—	Falling edge	IIMC<NMIREE> = 0
		Rising and falling edges	IIMC<NMIREE> = 1
INT0	P87	Rising edge	IIMC<IOLE> = 0, <IOIE> = 1
		Level	IIMC<IOLE> = 1, <IOIE> = 1
INT4	P80	Rising edge	T4MOC<CAP12M1,0> = 0,0 or 0,1 or 1,1
		Falling edge	T4MOD<CAP12M1,0> = 1, 0
INT5	P81	Rising edge	—
INT6	P84	Rising edge	T5MOC<CAP34M1,0> = 0,0 or 0,1 or 1,1
		Falling edge	T5MOD<CAP34M1,0> = 1, 0
INT7	P85	Rising edge	—

(3) High-Speed Micro DMA Start Vector

When the CPU reads the interrupt vector after accepting an interrupt, it simultaneously compares the interrupt vector with each channel's micro DMA start vector (bits 4 to 8 of the interrupt vector). When both match, the interrupt is processed in

micro DMA mode for the channel whose value matched. If the high-speed μ DMA vector matches more than one channel, the channel with the lower channel number has a higher priority.

Micro DMA0 Start Vector

(read-modify-write is not possible.)

	7	6	5	4	3	2	1	0
DMA0V (007CH)	bit Symbol			DMA0V8	DMA0V7	DMA0V6	DMA0V5	DMA0V4
				Read/Write				
	After reset			0	0	0	0	0

Micro DMA1 Start Vector

(read-modify-write is not possible.)

	7	6	5	4	3	2	1	0
DMA1V (007DH)	bit Symbol			DMA1V8	DMA1V7	DMA1V6	DMA1V5	DMA1V4
				Read/Write				
	After reset			0	0	0	0	0

Micro DMA2 Start Vector

(read-modify-write is not possible.)

	7	6	5	4	3	2	1	0
DMA2V (007EH)	bit Symbol			DMA2V8	DMA2V7	DMA2V6	DMA2V5	DMA2V4
				Read/Write				
	After reset			0	0	0	0	0

Micro DMA3 Start Vector

(read-modify-write is not possible.)

	7	6	5	4	3	2	1	0
DMA3V (007FH)	bit Symbol			DMA3V8	DMA3V7	DMA3V6	DMA3V5	DMA3V4
				Read/Write				
	After reset			0	0	0	0	0

(4) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently of each other. Therefore, if the instruction used to clear an interrupt request flag of an interrupt is fetched before the interrupt is generated, it is possible that the CPU might execute the fetched instruction to clear the interrupt request flag

while reading the interrupt vector after accepting the interrupt. If so, the CPU would read the default vector 00A0 and start the interrupt processing from the address 80A0.

To avoid this, make sure that the instruction used to clear the interrupt request flag comes after the DI instruction.

3.4 Standby Function

When the HALT instruction is executed, the TMP96C081F enters RUN, IDLE, or STOP mode depending on the contents of the HALT mode setting register.

- (1) RUN: Only the CPU halts; power consumption remains unchanged.
- (2) IDLE: Only the built-in oscillator operates, while all other built-in circuits halt. Power consumption is

reduced to 1/10 or less than that during normal operation.

- (3) STOP: All internal circuits including the built-in oscillator halt. This greatly reduces power consumption.

The states of the port pins in STOP mode can be set as listed in Table 3.4 (1) using the I/O register WDMOD <DRVE> bit.

WDMOD (005CH)		7	6	5	4	3	2	1	0
	Bit Symbol	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE
	Read/Write	R/W							
	After reset	1	0	0	0	0	0	0	0
	Function	1 : WDT Enable	00 : 2 ¹⁶ / f _c 01 : 2 ¹⁸ / f _c 10 : 2 ²⁰ / f _c 11 : 2 ²² / f _c Detection time		Warming up time 0 : 2 ¹⁶ / f _c 1 : 2 ¹⁸ / f _c	Standby mode 00 : RUN mode 01 : STOP mode 10 : IDLE mode 11 : Don't care		1: Connects watchdog timer output to RESET pin internally.	1: Drive pin even in STOP mode.

When STOP mode is released by other than a reset, the system clock output starts after allowing some time for warming up set by the warming-up counter fro stabilizing the built-in oscillator. (same the external oscillator) To release by a reset, it is necessary to allow a reset time long enough to allow the oscillator to stabilize.

To release standby mode, a reset or an interrupt is used. To release IDLE or STOP mode, only an interrupt by the NMI or INTO pin, or a reset can be used. The details are described below:

Standby Release by Interrupt


Interrupt Level Standby Mode	Interrupt Mask (IFF2 to 0) ≤ Interrupt Request Level	Interrupt Mask (IFF2 to 0) > Interrupt Request Level
RUN	Can be released by any interrupt. After standby mode is released, interrupt processing starts. (Note 1)	Can only be released by INTO pin. Processing resumes from address next to HALT instruction.
IDLE	Can only be released by $\overline{\text{NMI}}$ or INTO pin. After standby mode is released, interrupt processing starts. (Note 1)	↑
STOP	↑ (Note 1)	↑

Note 1: When releasing standby setting INTO to high level input mode, keep it high until interrupt processing starts. If the level drops to low, interrupt processing cannot be started correctly.

Table 3. 4 (1) Pin States in STOP Mode (1/2)

Pin Name	I/O	DRVE = 0	DRVE = 1
P0	Input mode/AD0 ~ 7 Output mode	— —	— Output
P1	Input mode/AD8 ~ 15 Output mode /A8 ~ 15	— —	— Output
P2	Input mode Output mode/A0 ~ 7, A16 ~ 23	PD* PD*	PD* Output
\overline{RD} , \overline{WR}	Output	—	Output
P32 ~ P37	Input mode Output mode	PU PU	PU Output
P40, P41, P43, P44	Input mode Output mode	PU* PU*	PU* Output
P42 ($\overline{CS2/CAS2}$)	Input mode Output mode	PD* PD*	PD* Output
P50 ~ P53	Input	—	—
P54	Input mode Output mode	Input —	Input Output
P60 ~ P63	Input	—	Input
P64	Input mode Output mode	Input —	Input Output
P7	Input mode Output mode	— —	Input Output
P80 ~ P83	Input mode Output mode	— —	Input Output
P86 (\overline{NMI}) P87 ($\overline{INT0}$)	Input mode Output mode	Input —	Input Output
P90	Input mode Output mode	PU* PU*	PU* Output
P91 ~ P93	Input mode Output mode	— —	Input Output
PA	Input mode Output mode	— —	Input Output
PB	Input mode Output mode	— —	Input Output
\overline{WDTOU}	Output	Output	Output
ALE	Output	"0"	"0"

—: Input for input mode/input pin is invalid; output mode/output pin is at high impedance.

: Input enable state

Input: Input gate in operation. Fix input voltage to 0 or 1 so that input pin stays constant.

Output: Output state

PU: Programmable pull-up pin. Fix the pin to avoid through current since the input gate operates when a pull-up resistor is not set.

PD: Programmable pull-down pin. Fix the pin like a pull-up pin when a pull-down resistor is not set.

*: Input gate disable state. No through current even if the pin is set to high impedance.

Note: Port registers are used for controlling programmable pull-up/pull-down.

Table 3. 4 (1) Pin States in STOP Mode (1/2)

Pin Name	I/O	DRVE = 0	DRVE = 1
CLK	Output	–	"1"
RESET	Input	Input	Input
AM8/16	Input	Input	Input
X1	Input	–	–
X2	Output	"1"	"1"
D - A0 D - A1	Output	0V	0V

–: Input for input mode/input pin is invalid; output mode/output pin is at high impedance.

Input enable state

Input: Input gate in operation. Fix input voltage to 0 or 1 so that input pin stays constant.

Output: Output state

PU: Programmable pull-up pin. Fix the pin to avoid through current since the input gate operates when a pull-up resistor is not set.

PD: Programmable pull-down pin. Fix the pin like a pull-up pin when a pull-down resistor is not set.

*: Input gate disable state. No through current even if the pin is set to high impedance.

Note: Port registers are used for controlling programmable pull-up/pull-down.

3.5 Functions of Ports

The TMP96C081F has 64 bits for I/O ports.

These port pins have I/O functions for the built-in CPU and

internal I/Os as well as general-purpose I/O port functions.

Table 3.5 (1) lists the function of each port pin.

Table 3.5 (1) Functions of Ports

(R: ↑ = With programmable pull-up resistor
 ↓ = With programmable pull-down resistor

Port Name	Pin Name	Number of Pins	Direction	R	Direction Setting Unit	Pin Name for Built-in Function
Port2	P20 to P27	8	I/O	↓	Bit	A0 to A/A16 to A23
Port3	P32	1	I/O	↑	Bit	HWR
	P33	1	I/O	↑	Bit	WAIT
	P34	1	I/O	↑	Bit	BUSRQ
	P35	1	I/O	↑	Bit	BUSAK
	P36	1	I/O	↑	Bit	R/W
	P37	1	I/O	↑	Bit	RAS
Port4	P40	1	I/O	↑	Bit	CS0/CAS0
	P41	1	I/O	↑	Bit	CS1/CAST
	P42	1	I/O	↑	Bit	CS2/CAS2
	P43	1	I/O	↑	Bit	CS3/CAS3
	P44	1	I/O	↑	Bit	CS4/CAS4
Port5	P50 to P55	6	Input	—	(Fixed)	AN0 ~ AN5
Port6	P60 to P67	8	I/O	↑	Bit	PG00 ~ PG03, PG10 ~ PG13
Port7	P70	1	I/O	—	Bit	Ti0
	P71	1	I/O	—	Bit	T01
	P72	1	I/O	—	Bit	T02
	P73	1	I/O	—	Bit	T03
Port8	P80	1	I/O	—	Bit	T14/INT4
	P81	1	I/O	—	Bit	T15/INT5
	P82	1	I/O	—	Bit	T04
	P83	1	I/O	—	Bit	T05
	P84	1	I/O	—	Bit	T16/INT6
	P85	1	I/O	—	Bit	T17/INT7
	P86	1	I/O	—	Bit	T06
	P87	1	I/O	—	Bit	INT0
Port9	P90	1	I/O	↑	Bit	TxD0
	P91	1	I/O	—	Bit	RxD0
	P92	1	I/O	—	Bit	CTS0/SCLK0
	P93	1	I/O	↑	Bit	TxD1
	P94	1	I/O	—	Bit	RxD1
	P95	1	I/O	—	Bit	SCLK1
PortA	PA0 ~ PA7	8	I/O	—	Bit	DREQ0 ~ 3, DACK0 ~ 3
PortB	PA0	1	I/O	—	Bit	AEN
	PA1	1	I/O	—	Bit	EOP
	PA2	1	I/O	—	Bit	TC
	PA3	1	I/O	—	Bit	IORD
	PA4	1	I/O	—	Bit	IOWR

Resetting makes the port pins listed below function as general-purpose I/O ports.

I/O pins programmable for input or output are set to input ports.

To set port pins for built-in functions, a program is required.

* Note about the Bus Release and programmable pull-up/down I/O ports.

When the bus is released ($\overline{\text{BUSAK}} = "0"$), the output

buffer for AD0 - AD15, A0 - A23, control signal ($\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{HWR}}$, $\overline{\text{R/W}}$, $\overline{\text{RAS}}$, $\overline{\text{CS0/CAS0}}$ - $\overline{\text{CS4/CAS4}}$) is off and their state become high-impedance.

However, the output of built-in programmable pull up/down resistors are kept before the bus is released. These programmable pull up/down resistors can be selected ON/OFF by programmable when they are used as the input ports.

They are used as the output ports, they cannot be selected ON/OFF by programmable.

The following in the pin state when the bus is released ($\overline{\text{BUSAK}} = "0"$).


Pin Name	Pin state at bus release	
	Used as the port	Used as the function
P00 to P07 AD8 to 15/A8 to 15	-	becomes high-impedance (HZ).
$\overline{\text{RD}}$ $\overline{\text{WR}}$	-	becomes high-impedance (HZ); ("Hz" status after these pins are driven to high level.)
P32 ($\overline{\text{HWR}}$) P37 ($\overline{\text{RAS}}$)	The state is not changed. (does not become high-impedance (HZ).)	The output buffer is "OFF". These pins are added to the internal resistor of pull-up. It's no relation for the value of output latch.
P36 ($\overline{\text{R/W}}$) P40 ($\overline{\text{CS0/CAS0}}$) P41 ($\overline{\text{CS1/CAS1}}$) P42 ($\overline{\text{CS3/CAS3}}$) P42 ($\overline{\text{CS4/CAS4}}$)	The state is not changed. (does not become high-impedance (HZ).)	The output buffer is "OFF". These pins are added to the internal resistor of pull-up. It's no relation for the value of output latch.
P42 ($\overline{\text{CS2/CAS2}}$)	The state is not changed. (does not become high-impedance (HZ).)	The output buffer is "OFF". These pins are added to the internal resistor of pull-up. It's no relation for the value of output latch.
P20 - P27 (A16 - A23)	The state is not changed. (does not become high-impedance (HZ).)	The output buffer is "OFF". These pins are added to the internal resistor of pull-down. It's no relation for the value of output latch.

The following are the example of the interface circuit about above the pins the case of the bus releasing function is used.

When bus is released, both internal memory and internal

I/O can be accessed. But the internal I/O continues to operate.

So, the watchdog timer also continues to run. Therefore, be careful about bus releasing time and set the detection time of WDT.



Example of the interface circuit (Using bus releasing function)

The above circuit is necessary to fix the signal level the case of the bus is released.

Resetting sets \overline{RD} , \overline{WR} to output, P40 P41, P43, P44 ($\overline{CS0}$, $\overline{CS1}$, $\overline{CS3}$, $\overline{CS4}$), P32 (\overline{HWR}), P36 ($\overline{R/W}$), P37 (\overline{RAS}), and P35 (\overline{BUSAK}) to input pull up resistor, P42 ($\overline{CS2}$) and P20 ~ 27 (A16 ~ 23) to input with pull down resistor.

The above circuit is necessary to fix the signal level after reset because of the external pull up resistor collisions with the internal pull down resistor.

The value of this external pull up resistor must be several $k\Omega$ (The value of the internal pull down resistor is about 50 ~ 150 $k\Omega$).

P20 ~ P27 (A16 ~ 23) also needs circuit like P42 ($\overline{CS2}$) to fix the signal level.

But for the P20 ~ P27 (A16 ~ 23) which does not have the means ("L" is active), add pull down directly like above circuit.

3.5.1 Port 2 (P20 - P27)

Port 2 is an 8-bit general-purpose I/O port. I/O can be set on bit basis using the control register P2CR and function register P2FC. Resetting resets all bits of output latch P2, control register P2CR and function register P2FC to 0. It also sets Port 2 to

input mode and connects a pull-down resistor. To disconnect the pull-down resistor, write "1" in the output latch.

In addition to functioning as a general-purpose I/O port, Port 2 also functions as an address bus (A0 to 7 and A16 to 23).




Figure 3.5 (1). Port 2




Figure 3.5 (2). Registers for Port 2

3.5.2 Port 3 (P32 - P37)

Port 3 is a 6-bit general-purpose I/O port.

I/O is set using control register P3CR and function register P3FC. Resetting resets all bits of output latch P3; control register P3CR (bits 0 and 1 are unused), and function register

P3FC to 0. Resetting sets P32 to P37 to input mode, and connects a pull-up resistor.

In addition to functioning as a general-purpose I/O port, Port 3 also functions as an I/O for the CPU's control/status signal.




Figure 3.5 (3). Port 3 (P32, P35, P36, P37)





Figure 3.5 (4). Port 3 (P33, P34)



Note) When P33/WAIT pin is used as a WAIT pin, set P3CR < P33C > to '0' and bits 3 and 2 < Bnw1, 0 > of Chip Select/WAIT control register to '010', '100', '101'.

Figure 3.5 (5). Registers for Port 3

3.5.3 Port 4 (P40 - P42)

Port 4 is a 5-bit general-purpose I/O port. I/O can be set on a bit basis using control register P4CR and function register. Resetting does the following:

- Sets the P40, P41, P43 and P44 output latch registers to 1.
- Resets all bits of the P42 output latch register, the control register P4CR, and the function register P4FC to 0.
- Sets P40, P41, P43 and P44 to input mode and connects a pull-up resistor.
- Sets P42 to input mode and connects a pull-down resistor.

To disconnect the resistors, write 0 in the output latch (for pull-down).

In addition to functioning as a general-purpose I/O port, Port 4 also functions as a chip select output signal (CS0 to CS4 or CAS0 to CAS4).





Figure 3.5 (6). Port 4



Note : To output chip select signal ($\overline{CS0}/\overline{CAS0}$ to $\overline{CS4}/\overline{CAS4}$), set the corresponding bits of the control register P4CR and the function register P4FC.
 The B0CSL, B1CSL, B2CSL, B3CSL and B4CSL registers of the chip select / wait controller are used to select the $\overline{CS}/\overline{CAS}$ function.

Figure 3.5 (7). Registers for Port 4

3.5.6 Port 5 (P50 - P55)

Port 5 is a 6-bit input port, also used as an analog input pin.




Figure 3.5 (8). Port 5

Port 5 Register

	7	6	5	4	3	2	1	0
bit Symbol			P55	P54	P53	P52	P51	P50
Read/Write	R							
After reset	Input mode							

P5 (000DH)

Note) The input channel selection of A/D Converter is set by A/D Converter mode register ADMOD2.

Figure 3.5 (9). Registers for Port 5

3.5.5 Port 6 (P60 - P67)

Port 6 is an 8-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 6 as an input port. It also sets all bits of the output latch to 1. In addition to functioning as a general-purpose I/O port, Port 6 also functions as a pattern gener-

ator PG0/PG1 output/ PG0 is assigned to P60 to P63; PG1, to P64 to P67. Writing 1 in the corresponding bit of the port 6 function register (P6FC) enables PG output. Resetting resets the function register P6FC value to 0, and sets all bits to ports.




Figure 3.5 (10). Port 6




Figure 3.5 (11). Registers for Port 6

3.5.6 Port 7 (P70 - P73)

Port 7 is a 4-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 7 as an input port. In addition to functioning as a general-purpose I/O port, Port 70 also functions as an input clock pin T10; Port 71 as an 8-bit timer output

(TO1), Port 72 as a PWM0 output (TO2), and Port 73 as a PWM1 output (TO3) pin. Writing 1 in the corresponding bit of the Port 7 function register (P7FC) enables output of the timer. Resetting resets the function register P7FC value to 0, and sets all bits to ports.





Figure 3.5 (12). Port 7



Note) P70/T10 pin does not have a register changing PORT/FUNCTION. For example, when it is used as an input port (P70), the input signal for P70 is inputted to 8 bit Timer 0 as a timer input 0(T10).

Figure 3.5 (13). Registers for Port 7

3.5.7 Port 8 (P80 - P87)

Port 8 is an 8-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 8 as an input port. It also sets all bits of the output latch register P8 to 1. In addition to functioning as a general-purpose I/O port, Port 8 also functions as an

input for 16-bit timer 4 and 5 clocks, an output for 16-bit timer F/F 4, 5, and 6 output, and an input for INTO. Writing 1 in the corresponding bit of the Port 8 function register (P8FC) enables those functions. Resetting resets the function register P8FC value to 0, and sets all bits to ports.

(1) P80 ~ P86




Figure 3.5 (14). Port 8 (P80 - P86)

(2) P87 (INT0)

Port 87 is a general-purpose I/O port, and also used as an INT0 pin for external interrupt request input.





Figure 3.5 (15). Port 87



Note) P80/TI4, P81/TI5, P84/TI6, P85/TI7 pins do not have a register changing PORT/FUNCTION. Therefore this is the same as P70/TI0 pin. When P87/INT0 pin is used as an INT0 pin, set P8CR<P87C> to '0' and IIMC<IOIE> to '1'.

Figure 3.5 (16). Registers for Port 8

3.5.8 Port 9 (P90 - P95)

Port 9 is a 6-bit general-purpose I/O port. I/O can be set on bit basis.

Resetting sets Port 9 to an input port.

It also sets all bits of the output latch register to 1.

In addition to functioning as a general-purpose I/O port, Port 9 can also function as an I/O for serial channels 0 and 1. Writing 1 in the corresponding bit of the port 9 function register (P9FC) enables is function.

Resetting resets the function register value to 0, and sets all bits to ports.

- (1) P80 ~ P86 (TXD0/TXD1)

Ports 90 and 93 also function as serial channel TXD output pins in addition to I/O ports.

They have a programmable open drain function.




Figure 3.5 (17). Ports 90 and 93

(2) Ports 91 and 94 (RXD0, 1)

Ports 91 and 94 are I/O ports, and also used as RXD input pins for serial channels.




Figure 3.5 (18). Ports 91 and 94

(3) Port 92 (CTS/SCLK0)

Port 92 is an I/O port, and also used as CTS input pins for serial channels.




Figure 3.5 (19). Port 92

(4) Port 95 (SCLK1)

Port 95 is a general-purpose I/O port. It is also used as an SCLK I/O pin for serial channel 1.




Figure 3.5 (20). Port 95




Figure 3.7 (21). Registers for Port 9

3.5.9 Port A (PA0 - PA7)

Port A is an 8-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port A as an input port. It also sets all bits of the output latch register PA to 1. In addition to functioning as a general-purpose I/O port, Port A also functions as an I/O for DREQ/DACK of DMAC. Writing "1" in the corresponding bit of the Port A function register (PAFC) enables those functions. Resetting resets the function register PAFC value to "0", and sets all bits to ports.

- (1) Port A0, A2, A4, A6 ($\overline{\text{DREQ0}}$, $\overline{\text{DREQ1}}$, $\overline{\text{DREQ2}}$, $\overline{\text{DREQ3}}$)

Ports A0/A2/A4 and A6 also function as $\overline{\text{DREQ}}$ input pins of DMAC in addition to I/O ports.




Figure 3.5 (22). Ports A0, A2, A4, A6

(2) Port A1, A3, A5, A7 ($\overline{DACK0}$, $\overline{DACK1}$, $\overline{DACK2}$, $\overline{DACK3}$)

Ports A1, A3, A5 and A7 also function as \overline{DACK} output pins of DMAC in addition to I/O ports.





Figure 3.5 (23). Ports A1, A3, A5, A7



Note: Read-modify-write is prohibited for registers PACR and PAFC.

Figure 3.5 (24). Registers for Port A

3.5.10 Port B (PB0 - PB4)

Port B is a 5-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port B as an input port. It also sets all bits of the output latch register PB to 1. In addition to functioning as a general-purpose I/O port, Port B also functions as TC, \overline{EOP} , etc., of DMA. Writing "1" in the corresponding bit of the Port B function register (PBFC) enables those functions. Resetting resets the function register PBFC value to "0", and sets all bits to ports.

(1) Port B1 (\overline{EOP})

Port B1 also functions as \overline{EOP} input pin of DMAC in addition to I/O port.




Figure 3.5 (25). Port B1

(2) Port B0, B2, B3, B4 (AEN, TC, $\overline{\text{IORD}}$, $\overline{\text{IOWR}}$)

$\overline{\text{IORD}}$ and $\overline{\text{IOWR}}$ pins of DMAC in addition to I/O ports.

Ports B0, B2, B3 and B4 also functions as AEN, TC,




Figure 3.5 (26). Ports B0, B2, B3, B4




Figure 3.5 (27). Port B Register

3.6 Chip Select/Wait Control, AM8/ $\overline{16}$ pin

The TMP96C081F has a built-in chip select/wait controller used to control chip select ($\overline{CS0}$ - $\overline{CS4}$ pins), wait (\overline{WAIT} pin), and data bus size (8 or 16 bits) for any of the five block address areas.

And there is an AM8/ $\overline{16}$ which selects external data width for TMP96C081.

3.6.1 AM8/ $\overline{16}$ pin

- (1) (1-1) 16-bit bus width internalized with 8 bit width or fixed 16 bit bus

Set this pin to "0". Then AD8 - 15 or A8 - 15 are fixed to AD8 - 15 function compulsorily.

The bus width when the CPU accesses an external area is set by Chip Select/Wait Control Register described at 3.6.2.

However, the bus width of program memory only after reset must be 16 bit bus width in this case.

- (1-2) Fixed 8-bit bus width

Set this pin to "1". Then AD8 - 15 or A8 - 15 function compulsorily.

The value of bit 4: <B0BUS>, <B1BUS>, <B2BUS>, <B3BUS> or <B4BUS> described at 3.6.2 are ignored and the bus width is fixed to 8 bit.

3.6.2 Control Registers

Table 3.6 (1) shows control registers

One block address areas are controlled by 1-byte CS/WAIT control register (B0CSL to B4CSL and B0CSH and B4CSH). These registers can be written to only when the CPU is in system mode.

- (1) Enable

Control register bit 7 <B0E to B3E> is a master bit used to specify enable ("1")/disable ("0") of the setting. Resetting sets B0E, B1E, B3E and B4E to disable ("0") and B2E to enable ("1").

- (2) System only specification

Control register bit 7 (B0SYS, B1SYS, B2SYS, and B4E) is used to specify enable/disable of the setting depending on the CPU operating mode (system or normal). Setting this bit to 0 enables setting (Address space for \overline{CS} , Wait state, Bus size, etc.) regardless of the CPU operating mode; setting it to 1 enables setting in system mode but disables setting in normal mode. Resetting clears bit 6 to 0.

Bit 6 is mainly used when external memory data should not be accessed in normal mode (i.e., for system mode only memory data for the operating system).

- (3) $\overline{CS}/\overline{CAS}$ Waveform select

Control register bit 5 (B0CAS to B4CAS) is used to specify waveform mode output from the chip select pin ($\overline{CS0}/\overline{CAS0}$ - $\overline{CS4}/\overline{CAS4}$). Setting this bit to 0 specifies $\overline{CS0}$ to $\overline{CS4}$ waveforms; setting it to 1 specifies $\overline{CAS0}$ to $\overline{CAS4}$ waveforms.

Resetting clears bit 5 to 0.

- (4) Data bus width select

Bit 4 (B0BUS to B4BUS) of the control register is used to specify data bus size. Setting this bit to 0 accesses in the memory in 16-bit data bus mode; setting it to "1", memory is accessed in 8-bit data bus mode.

Changing data bus depending on the access address is called dynamic bus sizing. Table 3.6 (2) shows the details of the bus operation.

This bit is changed by the state of AM8/ $\overline{16}$ pin.

- (5) Wait control

Control register bits 2 to 0 (B0W2, 1, 0 to B4W2, 1, 0) are used to specify the number of waits. Setting these bits to 010 inserts a 1-state wait and samples the \overline{WAIT} pin status. If the pin is low, inserting the wait maintains the bus cycle until the pin goes high. Setting these bits to 100 or 101 inserts a 0-2-state wait 0-1-state wait according to the \overline{WAIT} pin status.

Resetting sets these bits to 000 (2-state wait mode).

- (6) Address area specification

Bits 3 to 0 in the B0CSH to B4CSH control register are used to specify the corresponding address areas. If 0000 is set in those four bits (same value after reset), the setting is enable and low strobe signal is output from the chip select pins ($\overline{CS0}/\overline{CAS0}$ to $\overline{CS4}/\overline{CAS4}$) when the following address are accessed; 7F00H to 7FFFH by $\overline{CS0}$, 0080H to 7F00H to 7FFFH by CS1 and 8000H to 3FFFFFFH by $\overline{CS2}$. If other than 0000 is set in those four bits, the chip select pin compares the setting with that in A23 to A20. If the setting match, the chip select pin outputs a low strobe signal. Bit 7 to 4 are used to mask bits 3 to 0. Setting 1 in the four bits compares address A23 to A20 with the masked address bits and detects match. Setting 1 in the four bits determines match regardless of setting.

Unlike $\overline{CS0}$ to $\overline{CS2}$, CS3 and CS4 do not have an address area assigned in advance after reset. Thus address area of 1M byte can be freely set using B3CSH or B4CSH.




Figure 3.6 (1). Chip select ($\overline{CS0} \sim \overline{CS4}$)




Figure 3.6 (2). $\overline{CS3}$ Address Decoder Block Diagram

Table 3.6 (3) Chip Select/Wait Control Register (1/2)

Code	Name	Address	B7	B6	B5	B4	B3	B2	B1	B0
B0CSL	Block0 CS/WAIT Control Register Low	68H	B0E	B0SY5	B0CAS	B0B05	—	B0W2	B0W1	B0W0
			W	W	W	W		W	W	W
			0	0	0	0		0	0	0
			1: CS/CAS Enable	1: System only	0:CS0 1:CA50	0:16bit Bus 1:8bit Bus		Wait Control 000: 2 Wait 001: 1 Wait 010: 1 Wait + n 011: 0 Wait 100: 0~2 Wait 101: 0~1 Wait 110: Reserved 111: Reserved		
B0CSH	Block0 CS/WAIT Control Register High	69H	B0M3	B0M2	B0M1	B0M0	B0A3	B0A2	B0A1	B0A0
			W	W	W	W	W	W	W	W
			0	0	0	0	0	0	0	0
			Address (A23~A20) Mask Set 0: Non-Mask 1: Mask				Address (A23~A20) Comparison 0000 : 7F00H~7FFFH other : Compare A23~A20			
B1CSL	Block1 CS/WAIT Control Register Low	6AH	B1E	B1SY5	B1CAS	B1B05	—	B1W2	B1W1	B1W0
			W	W	W	W		W	W	W
			0	0	0	0		0	0	0
			1: CS/CAS Enable	1: System only	0:CS1 1:CA51	0:16bit Bus 1:8bit Bus		Wait Control 000: 2 Wait 001: 1 Wait 010: 1 Wait + n 011: 0 Wait 100: 0~2 Wait 101: 0~1 Wait 110: Reserved 111: Reserved		
B1CSH	Block1 CS/WAIT Control Register High	6BH	B1M3	B1M2	B1M1	B1M0	B1A3	B1A2	B1A1	B1A0
			W	W	W	W	W	W	W	W
			0	0	0	0	0	0	0	0
			Address (A23~A20) Mask Set 0: Non-Mask 1: Mask				Address (A23~A20) Comparison 0000 : 0080H~7FFFH other : Compare A23~A20			
B2CSL	Block2 CS/WAIT Control Register Low	6CH	B2E	B2SY5	B2CAS	B2B05	—	B2W2	B2W1	B2W0
			W	W	W	W		W	W	W
			1	0	0	0		0	0	0
			1: CS/CAS Enable	1: System only	0:CS2 1:CA52	0:16bit Bus 1:8bit Bus		Wait Control 000: 2 Wait 001: 1 Wait 010: 1 Wait + n 011: 0 Wait 100: 0~2 Wait 101: 0~1 Wait 110: Reserved 111: Reserved		
B2CSH	Block2 CS/WAIT Control Register High	6DH	B2M3	B2M2	B2M1	B2M0	B2A3	B2A2	B2A1	B2A0
			W	W	W	W	W	W	W	W
			0	0	0	0	0	0	0	0
			Address (A23~A20) Mask Set 0: Non-Mask 1: Mask				Address (A23~A20) Comparison 0000 : 8000H~3FFFFH other : Compare A23~A20			

Table 3.6 (3) Chip Select/Wait Control Register (2/2)

Code	Name	Address	B7	B6	B5	B4	B3	B2	B1	B0
B3CSL	Block3 CS/WAIT Control Register Low	6EH	B3E	B3SYS	B3CAS	B3BUS	—	B3W2	B3W1	B3W0
			W	W	W	W		W	W	W
			0	0	0	0		0	0	0
			1: CS/CAS Enable	1: System only	0:CS4 1:CA53	0:16bit Bus 1:8bit Bus		Wait Control 000: 2 Wait 001: 1 Wait 010: 1 Wait + n 011: 0 Wait 100: 0~2 Wait 101: 0~1 Wait 110: Reserved 111: Reserved		
B3CSH	Block3 CS/WAIT Control Register High	6FH	B3M3	B3M2	B3M1	B3M0	B3A3	B3A2	B3A1	B3A0
			W	W	W	W	W	W	W	W
			0	0	0	0	0	0	0	0
			Address (A23~A20) Mask Set 0: Non-Mask 1: Mask				Address (A23~A20) Comparison 0000 : Address areas are not specified other : Compare A23~A20			
B4CSL	Block4 CS/WAIT Control Register Low	4AH	B4E	B4SYS	B4CAS	B4BUS	—	B4W2	B4W1	B4W0
			W	W	W	W		W	W	W
			0	0	0	0		0	0	0
			1: CS/CAS Enable	1: System only	0:CS4 1:CA54	0:16bit Bus 1:8bit Bus		Wait Control 000: 2 Wait 001: 1 Wait 010: 1 Wait + n 011: 0 Wait 100: 0~2 Wait 101: 0~1 Wait 110: Reserved 111: Reserved		
B4CSH	Block4 CS/WAIT Control Register High	4BH	B4M3	B4M2	B4M1	B4M0	B4A3	B4A2	B4A1	B4A0
			W	W	W	W	W	W	W	W
			0	0	0	0	0	0	0	0
			Address (A23~A20) Mask Set 0: Non-Mask 1: Mask				Address (A23~A20) Comparison 0000 : Address areas are not specified other : Compare A23~A20			

Note : Only block 2 is enable the CS/CAS after reset.

Table 3.6 (4) Dynamic Bus Sizing

Operand Data Size	Operand Start Address	Memory Data Size	CPU Address	CPU Data		
				D15 - D8	D7 - D0	
8 bits	2n + 0 (even number)	8 bits	2n + 0	xxxx	b7 - b0	
		16 bits	2n + 0	xxxx	b7 - b0	
	2n + 1 (odd number)	8 bits	2n + 1	xxxx	b7 - b0	
		16 bits	2n + 1	b7 - b0 xxxx	xxxx	
16 bits	2n + 0 (even number)	8 bits	2n + 0 2n + 1	xxxx xxxx	b7 - b0 b15 - b8	
		16 bits	2n + 0	b15 - b8	b7 - b0	
	2n + 1 (odd number)	8 bits	2n + 1 2n + 2	xxxx xxxx	b7 - b0 b15 - b8	
		16 bits	2n + 1 2n + 2	b7 - b0 xxxx	xxxx b15 - b8	
	32 bits	2n + 0 (even number)	8 bits	2n + 0 2n + 1 2n + 2 2n + 3	xxxx xxxx xxxx xxxx	b7 - b0 b15 - b8 b23 - b16 b31 - b24
				16 bits	2n + 0 2n + 2	b15 - b8 b31 - b24
2n + 1 (odd number)		8 bits	2n + 1 2n + 2 2n + 3 2n + 4	xxxx xxxx xxxx xxxx	b7 - b0 b15 - b8 b23 - b16 b31 - b24	
			16 bits	2n + 1 2n + 2 2n + 4	b7 - b0 b23 - b16 xxxx	xxxx b15 - b8 b31 - b24

xxxxx: During a read, data input to the bus is ignored. At write, the bus is at high impedance and the write strobe signal remains non-active.

3.6.3 Chip Select Image

Address areas from 0100H to FFFFFFFH can be specified for 1M, 2M, 4M, 8M, 16M bytes.

The chip select controller compares an address on a bus and values of bit 3 to 0 of B0CSH to B4CSH at every cycle. When the values of bit 3 to 0 are "0000", the chip select controller compares the address and the address value which has already been defined to each block.

If the result of the comparison matches, the specified address area is assumed to be accessed. If channels B0E to B4E are set to enable, a chip select pin ($\overline{CS0}$ to $\overline{CS4}$) corresponding to these channels outputs a low strobe signal.

When comparing addresses, a compared result of a particular address can be ignored by setting the values of bit 7 to 4 of B0CSH to B4CSH. Consequently, an address area size can be specified.

An image of the actual chip select is shown below. After reset (when bits 3 to 0 of B0CSH to B4CSH set 0000), 7F00H to 7FFFH is specified for $\overline{CS0}$; 0080H to 7FFFH, for $\overline{CS1}$; 8000H to 3FFFFFFFH, for $\overline{CS2}$.


The reason is that a device other than ROM (i.e., RAM or I/O) might be connected externally.

The addresses 7F00H to 7FFFH (256 bytes) for $\overline{CS0}$ are mapped mainly for possible expansions to external I/O.

The addresses 0100H to 7FFFH (approx. 32K bytes) for $\overline{CS1}$ 0 are mapped there mainly for possible extensions to external RAM.

The addresses 8000H to 3FFFFFFFH (approx. 4M bytes) for $\overline{CS2}$ are mapped mainly for possible extensions to external ROM. After reset, $\overline{CS2}$ is enable in 16-bit bus and 2-wait. The program is externally read at address.

The address 8000H in this setting (16-bit bus, 2-wait). (If AM8/16 pin is "1", $\overline{CS2}$ is enable in 8-bit bus.)



- Note 1: Access priority is built-in I/O then the chip select controller.
- Note 2: External areas other than $\overline{CS0}$ to $\overline{CS4}$ are accessed in 16-bit data bus (0 wait) mode.

When using the chip select/wait controller and specifying the same address area more than once, the priority is $\overline{CS0}$, $\overline{CS1}$, $\overline{CS2}$, $\overline{CS3}$, $\overline{CS3}$, and $\overline{CS4}$. (However, when address 7F00H to 7FFFH for $\overline{CS0}$ and 100H to 7FFFH for $\overline{CS1}$ are specified, in other words, specification overlap, only the $\overline{CS0}$ setting pin is active.)

- Note 3: When the bus is released ($\overline{BUSAK} = "0"$), $\overline{CS0}$ - $\overline{CS4}$ pins are also (the output buffer is OFF). Refer to [Note about the bus release] in 3.5 Function of Ports about the state of pins.

Table 3.6 (5) Specified the address areas of B3CSH

B3CSH		Specified the Address Areas	Area Size
0000	0001	100000H ~ 1FFFFFFH	1M Bytes
0001	0011	200000H ~ 3FFFFFFH	2M Bytes
0011	0111	400000H ~ 7FFFFFFH	4M Bytes
0111	1000	800000H ~ FFFFFFFH	8M Bytes
1111	1000	100H ~ 1FFFFFFH	16M Bytes

3.6.4 Example of Usage

Figure 3.6 (6) is an example in which an external memory is connected to the TMP96C081F. In this example, a ROM is

connected using 16 bit Bus; a RAM and an I/O are connected using 8 bit Bus.




Figure 3.6 (6). Example of External Memory Connection (ROM = 16 bits, RAM and I/O = 8 bits)

Resetting sets pins $\overline{CS0}$, $\overline{CS1}$, $\overline{CS2}$, $\overline{CS3}$ to $\overline{CS4}$ to input port mode. $\overline{CS0}$, $\overline{CS1}$, $\overline{CS3}$, and $\overline{CS4}$ are set high due to an internal pull-up resistor; $\overline{CS2}$, low due to an internal

pull-down resistor. The program used to set these pins is as follows:

```

P4CR EQU 0EH
P4FC EQU 10H
B0CSL EQU 68H
B1CSL EQU 6AH
B2CSL EQU 6CH
LD (BOCS), 0090H ; CS0 = 8 bits, 2WAIT, 7F00H ~ 7FFFH
LD (B1CS), 0093H ; CS1 = 8 bits, 0WAIT, 0080H ~ 7FFFH
LD (B2CS), 0081H ; CS2 = 16 bits, 1WAIT, 8000H ~ 3FFFFFFH
LD (P4CR), 07H
LD (P4FC), 07H
    
```

) $\overline{CS0}$, $\overline{CS1}$, $\overline{CS2}$ output mode setting

(2) Example Usage-2

Figure 3.6 (7) is an example in which an external memory is

connected to the TMP96C081F. In this example, a ROM, a RAM, and I/O are connected using 8 bit Bus.




Figure 3.6 (7). Example of External Memory Connection (ROM and RAM and I/O = 8bits)

Resetting sets pins $\overline{CS0}$, $\overline{CS1}$, $\overline{CS2}$, $\overline{CS3}$ and $\overline{CS4}$ to input port mode. $\overline{CS0}$, $\overline{CS1}$, $\overline{CS3}$, and $\overline{CS4}$ are set high due to an internal pull-up resistor; $\overline{CS2}$, low due to an internal

pull-down resistor. The program used to set these pins is as follows:

```

P4CR EQU    0EH
P4FC EQU    10H
B0CSL EQU    68H
B0CSH EQU    69H
B1CSL EQU    6AH
B1CSH EQU    6BH
B1CSL EQU    6CH
B2CSH EQU    6DH

LD  (B0CSL), 1X010000B ) CS0 = 8bits, 2WAIT, 7F00H~7FFFH
LD  (B0CSH), 00000000B
LD  (B1CSL), 1X010011B ) CS1 = 8bits, 0WAIT, 80H~7FFFH
LD  (B1CSH), 00000000B
LD  (B2CSL), 1X000001B ) CS2 = 16bits, 1WAIT, 8000H~3FFFFFFH
LD  (B2CSH), 00000000B

LD  (P4CR),  XXXXX111B )  $\overline{CS0}$ ,  $\overline{CS1}$ ,  $\overline{CS2}$  output mode setting
LD  (P4FC),  XXXXX111B

```

Note) X : don't care

When $\overline{AM8/16}$ Pin is set to high level, all address area are fixed to 8-bit data bus regardless of CS area statuses.

3.6.5 How to Start with an 8-Bit Data Bus
 (with AM8/16 pin sets "0")


Resetting sets the $\overline{CS2}$ pin low due to an internal pull-down resistor; memory access starts in 16-bit data bus (2-wait) mode. To start in 8-bit data bus mode, a special operation is required. Operation is as described in the example below:

```

B2CS EQU 6AH ; CS2 register address
ORG 8000H ; RESET address
LDX (B2CSL), 9CH ; CS2 8bit, 0WAIT, 8000H ~
    
```

After reset, the program reads the LDX (B2CSL), 93H instruction in 16-bit data bus mode. LDX is a 6-byte instruction: the 2nd, 4th and 6th bytes are handled as dummies (i.e., only codes in the 1st, 3rd and 5th bytes are actually used). Even if starting in 8-bit data bus mode, it is possible to program so that the LDX instruction is executed and the block 2

area (8000H - 3FFFFFFH) is accessed in 8-bit data bus mode without any problem. The above program does not include setting the P4/ $\overline{CS2}$ pin to output; add a program to set the P4CR and P4FC registers as required.



3.7 8-bit Timers

The TMP96C081F contains two 8-bit timers (timers 0 and 1), each of which can be operated independently. The cascade connection allows these timers to be used as 16-bit timer. The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (2 timers)
- 16-bit interval timer mode (1 timer)
- 8-bit programmable square wave pulse generation (PPG: variable duty with variable cycle) output mode (1 timer)
- 8-bit pulse width modulation (PWM: variable duty with constant cycle) output mode (1 timer)

Figure 3.7 (1) shows the block diagram of 8-bit timer (timer 0 and timer 1).

Each interval timer consists of an 8-bit up counter, 8-bit comparator, and 8-bit timer register. Besides, one timer flip-flop (TFF1) is provided for timer 0 and timer 1

Among the input clock sources for the interval timers, the internal clocks of ϕ T1, ϕ T4, ϕ T16, and ϕ T256 are obtained from the 9-bit prescaler shown in Figure 3.7 (2).

The operation modes and timer flip-flops of the 8-bit timer are controlled by three control registers TMOD, TFFCR, and TRUN.




Figure 3.7 (1). Block Diagram of 8-Bit Timers (Timers 0 and 1)

① Prescaler

This 9-bit prescaler generates the clock input to the 8-bit timers, 16-bit timer/event counters, and baud rate generators by further dividing the fundamental clock (f_c) after it has been divided by 4 ($f_c/4$).

Among them, 8-bit timer uses 4 types of clock:

$\phi T1$, $\phi T4$, $\phi T16$, and $\phi T256$.

This prescaler can be run or stopped by the timer operation control register TRUN <PRRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero, and stops operation when <PRRUN> is set to "0". Resetting clears <PRRUN> to "0", which clears and stops the prescaler.

Cycle	
Input clock	f_c
$\phi T1$ ($8/f_c$)	20MHz
$\phi T4$ ($32/f_c$)	$0.4\mu s$
$\phi T16$ ($128/f_c$)	$1.6\mu s$
$\phi T256$ ($2048/f_c$)	$6.4\mu s$
	$102\mu s$




Figure 3.7 (2). Prescaler

② Up-counter

This is an 8-bit binary counter which counts up by the input clock pulse specified by TMOD.

The input clock of timer 0 is selected from the external clock T10 pin and three internal clocks $\phi T1$ (8/fc), $\phi T4$ (32/fc), and $\phi T16$ (128/fc), according to the set value of TMOD register.

The input clock of timer 1 differs depending on the operation mode. When set in 16-bit timer mode, the overflow output of timer 0 is used as the input clock. When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks $\phi T1$ (8/fc), $\phi T16$ (128/fc), and $\phi T256$ (2048/fc) as well as the comparator output (match detection signal) of timer 0 according to the set value of TMOD register.

Example: When TMOD <T10M1,0> = 01, the overflow output of timer 0 becomes the input clock of timer 1 (16-bit timer mode).

When TMOD <T10M1,0> = 00 and TMOD <T1CLK1,0> = 01, $\phi T1$ (8/fc) becomes the input of timer 1 (8bit timer mode).

Operation mode is also set by TMOD register. When reset, it is initialized to TMOD <T01M1, 0> = 00, whereby the up-counter is placed in the 8-bit timer mode.

The counting and stop and clear of up-counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up-counters will be cleared to stop the timers.

③ Timer register

This is an 8-bit register for setting an interval time. When the set value of timer registers TREG0, TREG1, matches the value of up-counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up-counter overflows.

Timer register TREG0 is of double buffer structure, each of which makes a pair with register buffer.

The timer flip-flop control register TFFCR <DBEN> bit controls whether the double buffer structure in the TREG0 should be enabled or disabled. It is disabled when <DBEN> = 0 and enabled when they are set to 1.

In the condition of double buffer enable state, the data is transferred from the register buffer to the timer register when the $2^n - 1$ overflow occurs in PWM mode, or at the PPG cycle in PPG mode.

When reset, it will be initialized to <DBEN> = 0 to disable the double buffer. To use the double buffer, write data in the timer register, set <DBEN> to 1, and write the following data in the register buffer.




Figure 3.7 (3). Configuration of Timer Register 0

Note: Timer register and the register buffer are allocated to the same memory address. When $\langle \text{DBEN} \rangle = 0$, the same value is written in the register buffer as well as the timer register, while when $\langle \text{DBEN} \rangle = 1$ only the register buffer is written.

The memory address of each timer register is as follows.

TREG0: 000022H
TREG1: 000023H

All registers are write-only and cannot be read.

④ Comparator

A comparator compares the value in the up-counter with the values to which the timer register is set. When they match, the up-counter is cleared to zero and an

interrupt signal (INTT0, INTT1) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

⑤ Timer flip-flop (timer F/F: TFF1)

The status of the timer flip-flop is inverted by the match detect signal (comparator output) of each interval timer and the value can be output to the timer output pins TO1 (also used as P71).

A timer F/F is provided for a pair of timer 0 and timer 1 and is called TFF1. TFF1 is output to TO1 pin.




Figure 3.7 (4). Timer Operation Control Register (TRUN)




Figure 3.7 (5). Timer Mode Control Register (TMOD)




Figure 3.7 (6). Timer Flip-Flop Control Register (TFFCR)

The operation of 8-bit timers will be described below:

(1) 8-bit timer mode

Two interval timers 0, 1, 2, 3, can be used independently as 8-bit interval timer. All interval timers operate in the same manner, and thus only the operation of timer 1 will be explained below.

① Generating interrupts in a fixed cycle

To generate timer 1 interrupt at constant intervals using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and a cycle to TMOD and TREG1 register, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example: To generate timer 1 interrupt every 40 microseconds at $f_c = 20\text{MHz}$, set each register in the following manner.

		MSB							LSB	
		7	6	5	4	3	2	1	0	
TRUN	←	-	x	-	-	-	-	0	-	
TMOD	←	0	0	x	x	0	1	-	-	
TREG1	←	0	1	0	1	0	0	0	0	
INTET10	←	1	1	0	1	-	-	-	-	
TRUN	←	1	x	1	-	-	-	1	-	

Note: x; don't care -; no change

- Stop timer 1, and clear it to "0".
- Set the 8-bit timer mode, and select $\phi T1$. ($0.4\mu\text{s}$ @ $f_c = 20\text{MHz}$) as the input clock
- Set the timer register at $40\mu\text{s}$ $\phi T1 = 100\text{H}$ (64H).
- Enable INTT1, and set it to "Level 5".
- Start timer 1 counting.

Use the following table for selecting the input clock.

Table 3.7 (1) 8-Bit Timer Interrupt Cycle and Input Clock

Input CLock	Interrupt Cycle (at $f_c = 20\text{MHz}$)	Resolution
$\phi T1$ (8/ f_c)	0.4 μs ~ 102.4 μs	0.4 μs
$\phi T4$ (32/ f_c)	1.6 μs ~ 409.6 μs	1.6 μs
$\phi T16$ (128/ f_c)	6.4 μs ~ 1.638ms	6.4 μs
$\phi T256$ (2048/ f_c)	102.4 μs ~ 2.621ms	102.4 μs

Note: The input of timer 0 and timer 1 are different from as follows:

Timer 0: T10 input, $\phi T1$, $\phi T4$, $\phi T16$

Timer 1: match output of Timer 0, $\phi T1$, $\phi T16$, $\phi T256$

② Generating a 50% duty square wave pulse

The timer flip-flop (TFF1) is inverted at constant intervals, and its status is output to timer output pin (TO1).

Example: To output a 2.4μs square wave pulse from TO1 pin at $f_c = 20\text{MHz}$, set each register in the following procedures. Either timer 0 or timer 1 may be used, but this example uses timer 1.

	MSB				LSB			
	7	6	5	4	3	2	1	0
TRUN	← -	x	-	-	-	-	0	-
TMOD	← 0	0	x	x	0	1	-	-
TREG1	← 0	0	0	0	0	0	1	1
TFFCR	← -	-	-	-	1	0	1	1
P7CR	← x	x	x	x	-	-	1	-
P7FC	← x	x	x	x	-	-	1	x
TRUN	← 1	x	-	-	-	-	1	-

Note: x; don't care -: no change

- Stop timer 1, and clear it to "0".
- Set the 8-bit timer mode, and select $\phi T1$ as the input clock.
- Set the timer register at $3.0\mu\text{s} + \phi T1 + 2 = 3$.
- Clear TFF1 to "0", and set to invert by the match detect signal from timer 1.
- Select P71 as TO1 pin.
- Start timer 1 counting.




Figure 3.7 (7). Square Wave (50% Duty) Output Timing Chart

- ③ Making timer 1 count up by match signal from timer 0 comparator

Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.




Figure 3.7 (8). Timer 1 Count Up by Timer 0

- ④ Output inversion with software

The value of timer flip-flop (TFF1) can be inverted, independent of timer operation.

Writing "00" into TFFCR <TFF1C1,0> (memory address: 000025H of bit 3 and bit 2) inverts the value of TFF1.

- ⑤ Initial setting of timer flip-flop (Timer F/F)

The value of TFF1 can be initialized to "0" or "1", independent of timer operation.

For example, write "10" in TFFCR <TFF1C1,0> to clear TFF1 to "0", while write "01" in TFFCR <TFF1C1, 0> to set TFF1 to "1".

Note: The value of timer register and timer flip-flop cannot be read.

- (2) 16-bit timer mode

A 16-bit interval timer is configured by using the pair of timer 0 and 1.

To make a 16-bit interval timer by cascade connecting timer 0 and timer 1, set timer 0/timer 1 mode register, TMOD <T10M1,0> to "0,1".

When set in 16-bit timer mode, the overflow output of timer 0 will become the input clock of timer 1, regardless of the set value TMOD <T1CLK1,0>. Table 3.7 (2) shows the relation between the cycle of timer (interrupt) and the selection of input clock.

Table 3.7 (2) 16-Bit Timer (Interrupt) and Input Clock

Input Clock	Interrupt Cycle (at $f_c = 20\text{MHz}$)	Resolution
$\phi T1 (8/f_c)$	0.4 μs ~ 26.214ms	0.4 μs
$\phi T4 (32/f_c)$	1.6 μs ~ 104.857ms	1.6 μs
$\phi T16 (128/f_c)$	6.4 μs ~ 419.430ms	6.4 μs

The lower 8 bits of the timer (interrupt) cycle are set by the timer register TREG0, and the upper 8 bits are set by TREG1. Note that TREG0 always must be set first. (Writing data into TREG0 disables the comparator temporarily, and the comparator is restarted by writing data into TREG1.)

Setting example: To generate an interrupt INTT1 every 0.4 seconds at $f_c = 20\text{MHz}$, set the following values for timer registers TREG0 and TREG1:

When counting with input clock of $\phi T16 (6.4\mu\text{s} @ 20\text{MHz}) 0.4 \text{ sec} \div 6.4\mu\text{s} = 62500 = \text{F424H}$

Therefore, set TREG1 = F4H and TREG0 = 24H, respectively.

The comparator match signal is output from timer 0 each time the up-counter UC0 matches TREG0, where the up-counter UC0 is not to be cleared.

With the timer 1 comparator, the match detect signal is output at each comparator timing when up-counter UC1 and TREG1 values match. When the match detect signal is output simultaneously from both comparators of timer 0 and timer 1, the up-counters UC0 and UC1 are cleared to "0", and the interrupt INTT1 is generated. If inversion is enabled, the value of the timer flip-flop TFF1 is inverted.

	Timer 0			Timer 1		
	INTT0	TO1	Value of comparison	INTT1	TO1	Value of comparison
16-Bit Timer Mode (Counts Timer 1 upward when Timer 0 is overflowed)	Generation of an interrupt	Disable to Output	TREG0 (Counts upward even when matched)	Generation of an interrupt	Disable to output	TREG1 * 2 ⁸ + TREG0 (16 bit full)
8-Bit Timer Mode (Counts Timer 1 upward when Timer 0 is matched)	Generation of an interrupt	Enable to output (Timer 0 or Timer 1)	TREG0 (Cleared when matched)	Generation of an interrupt	Enable to output (Timer 0 or Timer 1)	TREG1 * TREG0 (Value of Multiplier)

Example: When TREG1 = 04H and TREG0 = 80H




Figure 3.7 (9). Output Timer by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable Pulse Generation) Output mode

Square wave pulse can be generated at any frequency and duty by timer 0 and timer 1. The output pulse may be either low-active or high-active. In this mode, timer 1 cannot be used. Timer 0 outputs pulse to TO1 pin (also used P70). In this mode, a programmable square wave is gener-

ated by inverting timer output each time the 8-bit up-counter (UC0) matches the timer registers TREG0 and TREG1.

However, it is required that the set value of TREG0 is smaller than that of TREG1. Though the up-counter (UC1) of timer 1 is not used in this mode, UC1 should be set for counting by setting TRUN <T1RUN> to 1. Figure 3.7 (1) shows the block diagram for this mode.




Figure 3.7 (10). Block Diagram of 8-Bit PPG Output Mode




Figure 3.7 (11). Block Diagram of 8-Bit PPG Output Mode

When the double buffer of TREG0 is enabled in this mode, the value of register buffer will be shifted in TREG0 each time TREG1 matches UC0.

Use of the double buffer makes easy handling of low duty waves (when duty is varied).





Figure 3.7 (12). Operation of Register Buffer

Example: Generating 1/4 duty 62.5kHz pulse @ fc = 20MHz)



- Calculate the value to be set for timer register.
To obtain the frequency 62.5kHz, the pulse cycle t

should be: $t = 1/62.5\text{kHz} = 16\mu\text{s}$.

Given $\phi T1 = 0.4\mu\text{s}$ @ 20MHz),

$$16\mu\text{s} \div 0.4\mu\text{s} = 40$$

Consequently, to set the timer register 1 (TREG1) to TREG1 = 40 = 28H and then duty to 1/4, $t \times 1/4 =$

$$16\mu\text{s} \times 1/4 = 4\mu\text{s}$$

$$4\mu\text{s} \div 0.4\mu\text{s} = 10$$

Therefore, set timer register 0 (TREG0) to TREG0 = 10 = 0AH.

	7	6	5	4	3	2	1	0
TRUN	← -	x	-	-	-	-	0	0
TMOD	← 1	0	x	x	x	x	0	1
TREG0	← 0	0	0	0	1	0	1	0
TREG1	← 0	0	0	0	1	0	0	0
TFFCR	← -	-	-	1	0	1	1	x
P7CR	← x	x	x	x	-	-	1	-
P7FC	← x	x	x	x	-	-	1	x
TRUN	← 1	x	-	-	-	-	1	1

Note: x; don't care -; no change

Stop timer 0, and clear it to "0".

Set the 8-bit PPG mode, and select $\phi T1$ as input clock.

Write "0AH".

Write "28H".

Sets TFF1 and enables the inversion and double buffer enable.

Writing "10" provides negative logic pulse.

Select P71 as T01 pin.

Start timer 0 and timer 1 counting.

(4) 8-bit PWM Output mode

This mode is valid only for timer 0. In this mode, maximum 8-bit resolution PWM pulse can be output.

PWM pulse is output to T01 pin (also used as P71) when using timer 0. Timer 1 can also be used as 8-bit timer.

Timer output is inverted when up-counter (UC1) matches the set value of timer register TREG or when $2^n - 1$ ($n = 6, 7, \text{ or } 8$; specified by T01MOD

<PWM01,07) counter overflow occurs. Up-counter UC1 is cleared when $2^n - 1$ counter overflow occurs. For example, when $n = 6$, 6-bit PWM will be output, while when $n = 7$, 7-bit PWM will be output.

To use this PWM mode, the following conditions must be satisfied.

(Set value of timer register) < (Set value of $2^n - 1$

counter overflow)

(Set value of timer register) $\neq 0$




Figure 3.7 (13). 8-Bit PWM Waveforms

Figure 3.7 (14) shows the block diagram of this mode.




Figure 3.7 (14). Block Diagram of 8-Bit PWM Waveforms

In this mode, the value of register buffer will be shifted in TREG0 if $2^n - 1$ overflow is detected when the double buffer of TREG0 is enabled.

Use of the double buffer makes the handling of small duty waves easy.





Figure 3.7 (15). Operator of Register Buffer

Example: To output the following PWM waves to TO1 pin at $f_c = 20\text{MHz}$.



To realize $50.8\mu\text{s}$ of PWM cycle by $\phi T1 = 0.4\mu\text{s}$ (@ $f_c = 20\text{MHz}$),

$$50.8\mu\text{s} \div 0.4\mu\text{s} = 127 = 2^7 - 1$$

Consequently, n should be set to 7. As the period of low level is $36\mu\text{s}$, for $\phi T1 = 0.4\mu\text{s}$, set the following value for TREG0:

$$36\mu\text{s} \div 0.4\mu\text{s} = 90 = 5\text{AH}$$

	MSB							LSB
	7	6	5	4	3	2	1	0
TRUN	← -	x	-	-	-	-	-	0
TMOD	← 1	1	1	0	-	-	0	1
TREG0	← 0	1	0	1	1	0	1	0
TFFCR	← x	x	x	x	1	0	1	x
P7CR	← x	x	x	x	-	-	1	-
P7FC	← x	x	x	x	-	-	1	x
TRUN	← 1	x	-	-	-	-	-	1

Note: x; don't care -; no change

- Stop timer 0, and clear it to "0".
- Set 8-bit PWM mode (cycle: $2^7 - 1$) and select $\phi T1$ as the input clock.
- Write "5AH".
- Clears TFF1, enables the inversion and double buffer.
- Set P71 as T01 pin.
- Start timer 0 counting.

Table 3.7 (3) PWM Cycle and the Setting of $2^n - 1$ Counter

	PWM Cycle (@ $f_c = 20$ MHz)		
	$\phi T1$	$\phi T4$	$\phi T16$
$2^6 - 1$	25.2 μ sec (39.0kHz)	100 μ sec (10.0kHz)	0.40msec (2.4kHz)
$2^7 - 1$	50.8 μ sec (19.7kHz)	203 μ sec (4.9kHz)	0.81msec (1.2kHz)
$2^8 - 1$	102 μ sec (9.80kHz)	408 μ sec (2.4kHz)	1.63msec (0.61kHz)

(5) Table 3.7 (4) shows the list of 8-bit timer modes.

Table 3.7 (4) Timer Mode Setting Registers

Register Name	TMOD				TFFCR
Name of Function in Register	T10M	PWMM	T1CLK	TOCLK	TFF1S
Function	Timer Mode	PWM0 Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
16-bit timer mode	01	—	—	External clock, $\phi T1, \phi T4, \phi T16$ (00, 01, 10, 11)	—
8-bit timer x 2 channels	00	—	Lower timer match, $\phi T1, 16, 256$ (00, 01, 10, 11)	External clock, $\phi T1, \phi T4, \phi T16$ (00, 01, 10, 11)	0 : Lower timer output 1 : Upper timer output
8-bit PPG x 1 channel	10	—	—	External clock, $\phi T1, \phi T4, \phi T16$ (00, 01, 10, 11)	—
8-bit PWM x 1channel	11	$2^6 - 1, 2^7 - 1, 2^8 - 1$ (01, 10, 11)	—	External clock, $\phi T1, \phi T4, \phi T16$ (00, 01, 10, 11)	—
8-bit timer x 1channel	11	—	($\phi T1, T16, T256$) (01, 10, 11)	—	Output disabled

Note: —: Don't care

3.8 8-Bit PWM Timer

The TMP96C081F has two built-in 8-bit PWM timers (timers 2 and 3).

They have two operating modes.

- 8-bit PWM (pulse width modulation: variable duty fixed interval output mode)
- 8-bit interval timer mode

Figure 3.8 (1) is a block diagram of 8-bit PWM timer (timers 2 and 3).

PWM timers consist of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Two timer flip-flops (TFF2 for timer 2 and TFF3 for timer 3) are provided.

Input clocks $\phi P1$, $\phi P4$, and $\phi P16$ for the PWM timers can be obtained using the built-in prescaler.

PWM timer operating mode and timer flip-flops are controlled by four control registers (P0MOD, P1MOD, PFFCR, and TRUN).




Figure 3.8 (1). Block Diagram of 8-Bit Timer 0 (Timer 2)

Note: Block diagram for 8-bit PWM timer 1 (timer 3) is the same as the above diagram.

① Prescaler

Generates input clocks dedicated to PWM timers by further dividing the fundamental clock (f_c) after it has been divided by 2 ($f_c/2$). Since the register used to control the prescaler is the same as the one for other timers, the prescaler cannot be operated independently.

The PWM timer uses three input clocks: $\phi/P1$, $\phi/P4$, and $\phi/P16$.

Like the 9-bit prescaler described in the 8-bit timer section, this prescaler can be counted/stopped using bit 7 <PRRUN> of the timer operation control register TRUN. Setting <PRRUN> to 1 starts counting; setting it to 0 zero-clears and stops counting. Resetting clears <PRRUN> to 0, which clears and stops the prescaler.




Figure 3.8 (2). Prescaler

② Up-counter

An 8-bit binary counter which counts up using the input clock specified by PWM mode register (P0MOD or P1MOD).

The input clock for the PWM0/PWM1 is selected from the internal clocks $\phi P1$, $\phi P4$, and $\phi P16$ (PWM dedicated prescaler output) depending on the value set in the P0MOD/P1MOD register.

Operating mode is also set by P0MOD and P1MOD registers. At reset, they are initialized to P0MOD <PWM0M> = 0 and P1MOD <PWM1M> = 0, thus, the up-counter is in PWM mode. In PWM mode, the up-counter is cleared when a $2^n - 1$ overflow occurs; in timer mode, the up-counter is cleared at compare and match.

Count/stop and clear of the up-counter can be controlled for each PWM timer using the timer operation control register TRUN. Resetting clears all up-counters and stops timers.

③ Timer registers

Two 8-bit registers used for setting an interval time. When the value set in the timer registers (TREG 2 and 3) matches the value in the up-counter, the match detect signal of the comparator becomes active.

Timer registers TREG2 and TREG3 are each paired with register buffer to make a double buffer structure. TREG2 and TREG3 are controlled double buffer enable/disable by P0MOD <DB2EN> and P1MOD <DB3EN>: disabled when <DB2EN>/<DB3EN> = 0, enabled when <DB2EN>/<DB3EN> = 1.

Data is transferred from register buffer to timer when a $2^n - 1$ overflow occurs in the PWM mode, or when compare and match occurs in 8-bit timer mode. That is, with a PWM timer, the timer mode can be operated in double buffer enable state, unlike timer mode for timers 0 and 1.

At reset, <DB2EN>/<DB3EN> is initialized to 0 to disable double buffer. To use double buffer, write the data in the timer register at first, then set <DB2EN>/<DB3EN> to 1, and write the following data in the register buffer.




Figure 3.8 (3). Structure of Timer Registers 2 and 3

Note: The timer register and register buffer are allocated to the same memory address. When $\langle DB2EN \rangle / \langle DB3EN \rangle = 0$, the same value is written to both register buffer and timer register. When $\langle DB2EN \rangle / \langle DB3EN \rangle = 1$, the value is written to the register buffer only.

Memory addresses of the timer registers are as follows:

TREG2 : 000026H

TREG3 : 000027H

Both timer registers are write only; however, register buffer values can be read when reading the above addresses.

④ Comparator

Compares the value in the up-counter with the value in the timer register (TREG2/TREG3). When they match, the comparator outputs the match detect signal. A timer interrupt (INTT2/INTT3) is generated at compare and match if the interrupt select bit $\langle PWM01NT \rangle / \langle PWM1NT \rangle$ of the mode register (P0MOD/P1MOD) is set to 1. In timer mode, the comparator clears the up-counter to 0 at compare and match. It also inverts the value of the timer flip-flop if timer flip-flop invert is enabled.

⑤ Timer flip-flop

The value of the timer flip-flop is inverted by the match detect signal (comparator output) of each interval timer or $2^n - 1$ overflow. The value can be output to the timer output pin TO2/TO3 (also used as P72/P73).




Figure 3.8 (4). 8-Bit PWM0 Mode Control Register




Figure 3.8 (5). 8-Bit PWM1 Mode Control Register




Figure 3.8 (6). 8-Bit PWM F/F Control Register




Figure 3.8 (7). Timer Operation Control Register (TRUN)

The following explains PWM timer operations.

(1) PWM timer mode

Both PWM timers can output 8-bit resolution PWM independently. Since both timers operate in exactly the same way, PWM0 is used for purposes of explanation. PWM output changes under the following two conditions.

Condition 1:

- TFF2 is cleared to 0 when the value in the up-counter (UC2) and the value set in the TREG2 match.
- TFF2 is set to 1 when a $2^n - 1$ counter overflow ($n = 6, 7, \text{ or } 8$) occurs.

Condition 2:

- TFF2 is set to 1 when the value in the up-counter (UC2) and the value set in TREG2 match.
- TFF2 is cleared to 0 when a $2^n - 1$ counter overflow ($n = 6, 7, \text{ or } 8$) occurs.

The up-counter (UC2) is cleared by a $2^n - 1$ counter overflow.

The PWM timer can output 0% - 100% duty pulses because a $2^n - 1$ counter overflow has a higher priority. That is, to obtain 0% output (always low), the mode used to set TFF2 to 0 due to overflow (PFFCR <FF2TRG1, 0> = 1, 0) must be set and $2^n - 1$ (value for overflow) must be set in TREG2. To obtain 100% output (always high), the mode must be changed: PFFCR <FF2TRG1, 0> = 1, 1 then the same operation is required.

PWM timing




Figure 3.8 (8). Output Waves in PWM Timer Mode

Note: The above waves are obtained in a mode where the F/F is set by a match with the timer register (TREG) and reset by an overflow.

Figure 3.8 (9) is a block diagram of this mode.




Figure 3.8 (9). Block Diagram of PWM Timer Mode (PWM0)

In this mode, enabling double buffer is very useful. The register buffer value shifts into TREG2 when a $2^n - 1$ overflow is detected, when double buffer is enabled.

Using double buffer makes handling small duty waves easy.





Figure 3.8 (10). Register Buffer Operation

Example: To output the following PWM waves to TO2 pin using PWM0 at $f_c = 20\text{MHz}$.



$$39.68\mu\text{s} + 0.25\mu\text{s} = 127 = 2^7 - 1.$$

Consequently, set n to 7.

Since the low level cycle = $18.75\mu\text{s}$; for $\phi P1 = 0.312\mu\text{s}$

$$18.75\mu\text{s} + 0.312 = 60 = 3\text{CH}$$

set the 3CH in TREG2.

To implement $39.68\mu\text{s}$ PWM cycle by $\phi P1 = 0.312\mu\text{s}$ (@ $f_c = 20\text{MHz}$)

		7	6	5	4	3	2	1	0	
TRUN	←	-	x	-	-	-	0	-	-	Stops PWM0 and clears it to 0.
P0MOD	←	-	0	0	0	0	0	0	1	Sets PWM ($2^7 - 1$) mode, input clock $\phi P1$, overflow interrupt, and disables double buffer.
TREG2	←	0	0	1	1	1	1	0	0	Writes 3CH.
P0MOD	←	-	1	0	0	0	0	0	1	Enables double buffer.
PFFCR	←	-	-	-	-	0	1	1	1	Sets TFF2 and a mode where TFF2 is set by compare and match, and cleared by overflow.
P7CR	←	x	x	x	x	-	1	-	-) Sets P72 as the TO2 pin.
P7FC	←	x	x	x	x	-	1	-	x	
TRUN	←	1	x	-	-	-	1	-	-	Starts PWM0 counting.

Note : x; don't care -; no change

Table 3.8 (1) PWM Cycle and $2^n - 1$ Counter Setting

	Formula	20MHz		
		$\phi P1$	$\phi P4$	$\phi P16$
$2^6 - 1$	$2^6 - 1 - \phi Pn$	12.6μsec (79kHz)	50.4μsec (20kHz)	201μsec (4.9kHz)
$2^7 - 1$	$2^7 - 1 - \phi Pn$	25.4μsec (39kHz)	101.6μsec (9.8kHz)	406μsec (2.5kHz)
$2^8 - 1$	$2^8 - 1 - \phi Pn$	51.0μsec (20kHz)	204.0μsec (4.9kHz)	816μsec (1.2kHz)

(2) 8-bit timer mode

Both PWM timers can be used independently as 8-bit interval timers. Since both timers operate in exactly the same way, PWM0 (timer 2) is used for the purposes of explanation.

① Generating interrupts at a fixed interval

To generate timer 2 interrupt (INTT2) at a fixed interval using PWM0 timer, first stop PWM0, then set the operating mode, input clock, and interval in the POMOD and TREG2 registers. Next, enable INTT2 and start counting PWM0.

Example: To generate a timer 2 interrupt every 32μs at fc = 20MHz, set registers as follows:

		7	6	5	4	3	2	1	0
TRUN	←	-	x	-	-	-	0	-	-
POMOD	←	x	0	1	1	0	0	x	x
TREG2	←	1	0	1	0	0	0	0	0
INTEPW10	←	-	-	-	-	1	1	0	0
TRUN	←	1	x	-	-	-	1	-	-

Note: x; don't care -; no change

Stops PWM0 and clears it to 0.

Sets 8-bit timer mode and selects φP1 (0.2μs) and compare interrupt.

Sets 32μs/0.2μs = A0H in timer register.

Enables INTT2 and sets interrupt level 4.

Starts PWM0 counting.

Select an input clock using the table below.

Table 3.8 (2) Interrupt Cycle and Input Clock Selection using 8-Bit Timer Mode

Input Clock	Interrupt Cycle (at fc = 20MHz)	Resolution
φP1 (4/fc)	0.2μs - 51.2μs	0.2μs
φP4 (16/fc)	0.8μs - 204.8μs	0.8μs
φP16 (64/fc)	3.2μs - 819.2μs	3.2μs

Note: To generate interrupts in 8-bit timer mode, bit 5 (interrupt control bit <PWM01NT>/<PWM1NT> of POMOD/P1MOD) must be set to 1.

② Generating a 50% square wave

value to the timer output pin (TO2).

To generate a 50% square wave, invert the timer flip-flop at a fixed interval and output the timer flip-flop

Example: To output a 2.4µs square wave at $f_c = 20\text{MHz}$ from TO2 pin, set register as follows:

		7	6	5	4	3	2	1	0
TRUN	←	-	x	-	-	-	0	-	-
POMOD	←	x	0	1	1	0	0	x	x
TREG2	←	0	0	0	0	0	1	1	0
PFFCR	←	-	-	-	-	1	0	0	1
P7CR	←	x	x	x	x	-	1	-	-
P7FC	←	x	x	x	x	-	1	-	x
TRUN	←	1	x	-	-	-	1	-	-

Stops PWM0 and clears it to 0.

Sets 8-bit timer mode and selects $\phi P1$ (0.2µs) as the input clock.

Sets $2.4\mu\text{s}/0.2\mu\text{s}/2 = 6$ in the timer register.

Clears TFF2 to 0 and inverts using comparator output.

) Sets P72 as the TO2 pin.

Starts counting PWM0.

Note: x; don't care -; no change




Figure 3.8 (11). Square Wave (50% Duty) Output Timing Chart

This mode is as shown in Figure 3.8 (12) below.




Figure 3.8 (12). Block Diagram of 8-Bit Timer Mode

3.9 16-Bit Timer

The TMP96C081F contains two (timer 4 and timer 5) multi-functional 16-bit timer/event counter with the following operation modes.

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode
- Frequency measurement mode
- Pulse width measurement mode

- Time differential measurement mode

Timer/event counter consists of 16-bit up-counter, two 16-bit timer registers, two 16-bit capture registers (one of them applies double-buffer), two comparators, capture input controller, and timer flip-flop and the control circuit.

Timer/event counter is controlled by four control registers: T4MOD/T5MOD, T4FFCR/T5FFCR, TRUN and T45CR.

Figure 3.9 (1) and (2) show the block diagram of 16-bit timer/event counter (timer 4 and timer 5).




Figure 3.9 (1). Block Diagram of 16-Bit Timer (Timer 4)




Figure 3.9 (2). Block Diagram of 16-Bit Timer (Timer 5)





Figure 3.9 (3). 16-Bit Timer Mode Controller Register (T4MOD) (1/2)



CAP2T5 : Invert when the up-counter value is loaded to CAP2
 EQ5T5 : Invert when the up-counter matches TREG5

Figure 3.9 (4). 16-Bit Controller Register (T4MOD) (2/2)




Figure 3.9 (5). 16-Bit Timer 4 F/F Control (T4FFCR)




Figure 3.9 (6). 16-Bit Timer Mode Control Register (T5MOD) (1/2)





Figure 3.9 (7). 16-Bit Timer Control Register (T5MOD) (2/2)



CAP4T6 : Invert when the up-counter value is loaded to CAP4
 CAP3T6 : Invert when the up-counter value is loaded to CAP3
 EQ7T6 : Invert when up-counter matches TREG7
 EQ6T6 : Invert when up-counter matches TREG6

Figure 3.9 (8). 16-Bit Timer 5 F/F Control (T5FFCR)




Figure 3.9 (9). 16-Bit Timer (Timer 4, 5) Control Register (T45CR)




Figure 3.9 (10). Timer Operation Control Register (TRUN)

① Up-counter (UC4/UC5)

UC4/UC5 is a 16-bit binary counter which counts up according to the input clock specified by T4MOD <T4CLK1, 0> or T5MOD <T5CLK1, 0> register.

As the input clock, one of the internal clocks ϕ T1 (8/fc), ϕ T4 (32/fc), and ϕ T16 (128/fc) from 9-bit prescaler (also used for 8-bit timer), and external clock from TI4 pin (also used as P80/INT4 pin) or TI6 (also used as P84/INT6 pin) can be selected. When reset, it will be initialized to <T4CLK1, 0>/<T5CLK1, 0> = 00 to select TI4/TI6 input mode. Counting or stop and clear of the counter is controlled by timer operation control register TRUN <T4RUN, T5RUN>.


When clearing is enabled, up-counter UC4/UC5 will be cleared to zero each time it coincides matches the

timer register TREG5, TREG7. The "clear enable/disable" is set by T4MOD <CLE> and T5MOD <CLE>. If clearing is disabled, the counter operates as a free-running counter.

② Timer Registers

These two 16-bit registers are used to set the interval time. When the value of up-counter UC4/UC5 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for timer register (TREG4, TREG5, TREG6 and TREG7) is executed using 2 byte data transfer instruction or using 1 byte data transfer instruction twice for lower 8 bits and upper 1 bits in order.



TREG4 and TREG6 timer register is of double buffer structure, which is paired with register buffer. The timer control register T45CR <DB4EN, DB6EN> controls whether the double buffer structure should be enabled or disabled. : disabled when <DB4EN, DB6EN> = 0, while enabled when <DB4EN, DB6EN> = 1.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up-counter (UC4/UC5) and timer register TREG5/TREG7.

When reset, it will be initialized to <DB4EN, DB6EN> = 0, whereby the double buffer is disabled. To use the double buffer, write data in the timer register, set <DB4EN, DB6EN> = 1, and then write the following data in the register buffer.


TREG4, TREG6 and register buffer are allocated to the

same memory addresses 000030H/000031H/000040H/000041H. When <DB4EN, DB6EN> = 0, same value will be written in both the timer register and register buffer. When <DB4EN, DB6EN> = 1, the value is written into only the register buffer.

③ Capture Register

These 16-bit registers are used to hold the values of the up-counter.

Data in the capture registers should be read by a 2-byte data load instruction or two 1-byte data load instruction, from the lower 8 bits followed by the upper 8 bits.



④ Capture Input Control

This circuit controls the timing to latch the value of up-counter UC4/UC5 into (CAP1, CAP2)/(CAP3, CAP4). The latch timing of capture register is controlled by register T4MOD <CAP12M1, 0>/T5MOD <CAP34M1, 0>.

- When T4MOD <CAP12M1, 0>/T5MOD <CAP34M1, 0> = 00
Capture function is disabled. Disable is the default on reset.
- When T4MOD <CAP12M1, 0>/T5MOD <CAP34M1, 0> = 01
Data is loaded to CAP1, CAP3 at the rise edge of TI4 pin (also used as P80/INT4) and TI6 pin (also used as P84/INT6) input, while data is loaded to CAP2, CAP4 at the rise edge of TI5 pin (also used as P81/INT5 and TI7 pin (also used as P85/INT7) input. (Time difference measurement)
- When T4MOD <CAP12M1, 0>/T5MOD <CAP34M1, 0> = 10
Data is loaded to CAP1 at the rise edge of TI4 pin input and to CAP3 at the rise edge of TI6, while to CAP2, CAP4 at the fall edge. Only in this setting, interrupt INT4/INT6 occurs at fall edge. (Pulse width measurement)
- When T4MOD <CAP12M1, 0>/T5MOD <CAP34M1, 0> = 11

Data is loaded to CAP1, CAP3 at the rise edge of timer flip-flop TFF1, while to CAP2, CAP4 at the fall edge. Besides, the value of up-counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD <CAPIN>, T5MOD <CAP3IN> the current value of up-counter will be loaded to capture register CAP1/CAP3. It is necessary to keep the prescaler in RUN mode (TRUN <PRRUN> to be "1").

⑤ Comparator

These are 16-bit comparators which compare the up-counter UC4/UC5 value with the set value of (TREG4, TREG5)/(TREG6, TREG7) to detect the match. When a match is detected, the comparators generate an interrupt (INTT4, INTT5)/(INTT6, INTT7) respectively. The up-counter UC4/UC5 is cleared only when UC4/UC5 matches TREG5/TREG7. (The clearing of up-counter UC4/UC5 can be disabled by setting T4MOD <CLE>/T5MOD <CLE> = 0.)

⑥ Timer Flip-Flop (TFF4/TFF6)

This flip-flop is inverted by the match detect signal from the comparators and the latch signals to the capture registers. Disable/enable of inversion can be set for each element by T4FFCR <CAP2T4, CAP1T4, EQ5T4, EQ4T4>/T6FFCR <CAP4T6, CAP3T6, EQ7T6, EQ6T6>. TFF4/TFF6 will be inverted when "00" is written in T4FFCR <TFF4C1, 0>/T6FFCR <TFF6C1, 0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF4/TFF6 can be output to the timer output pin TO4 (also used as P82) and TO6 (also used as P86).

⑦ Timer Flip-Flop (TFF5)

This flip-flop is inverted by the match detect signal from the comparator and the latch signal to the capture register CAP2. TFF5 will be inverted when "00" is written in T4FFCR <TFF5C1, 0>/T6FFCR <TFF6C1, 0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF5 can be output to the timer output pin TO5 (also used as P82).

Note: This flip-flop (TFF5) is contained only in the 16-bit timer 4.

(1) 16-bit Timer Mode

Timers 4 and 5 operate independently.
 Since both timers operate in exactly the same way,

timer 4 is used for the purposes of explanation.
 Generating interrupts at fixed intervals:
 In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTTR5.

		7	6	5	4	3	2	1	0	
TRUN	←	-	x	-	0	-	-	-	-	Stop timer 4.
INTET54	←	1	1	0	0	1	0	0	0	Enable INTTR5 and sets interrupt level 4. Disables INTTR4.
T4FFCR	←	1	1	0	0	0	0	1	1	Disable trigger.
T4MOD	←	0	0	1	0	0	1	*	*	Select internal clock for input and disable the capture function.
										(** = 01, 10, 11)
TREG5	←	*	*	*	*	*	*	*	*	Set the interval timer (16 bits).
TRUN	←	1	x	-	1	-	-	-	-	Start timer 4.

Note: x; don't care -: no change

(2) 16-bit Event Counter Mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TI4/TI6 pin input) as the input clock. To read the value of the counter, first perform "software capture" once and read the captured value.

The counter counts at the rise edge of TI4/TI6 pin input.
 TI4/TI6 pin can also be used as P80/INT4 and P84/INT6.
 Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

		7	6	5	4	3	2	1	0	
TRUN	←	-	x	-	0	-	-	-	-	Stop timer 4.
P8CR	←	-	-	-	-	-	-	-	0	Set P80 to input mode.
INTET54	←	1	1	0	0	1	0	0	0	Enable INTTR5 and sets interrupt level 4, while disables INTTR4.
T4FFCR	←	1	1	0	0	0	0	1	1	Disable trigger.
T4MOD	←	0	0	1	0	0	1	0	0	Select TI4 as the input clock.
TREG5	←	*	*	*	*	*	*	*	*	Set the number of counts (16 bits).
TRUN	←	1	x	-	1	-	-	-	-	Start timer 4.

Note: When used as an event counter, set the prescaler in RUN mode.

(3) 16-bit Programmable Pulse Generation (PPG) Output Mode

Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

The PPG mode is obtained by inversion of the timer flip-flop TFF4 that is to be enabled by the match of the up-counter UC4 with the timer register TREG4 or 5 and to be output to TO4 (also used as P82). In this mode, the following conditions must be satisfied.

(Set value of TREG4) < (Set value of TREG5)

		7	6	5	4	3	2	1	0
TRUN	←	-	x	-	0	-	-	-	-
TREG4	←	*	*	*	*	*	*	*	*
TREG5	←	*	*	*	*	*	*	*	*
T45CR	←	0	x	x	x	-	-	-	1
T4FFCR	←	1	1	0	0	1	1	0	0
T4MOD	←	0	0	1	0	0	1	*	*
					(** = 01, 10, 11)				
P8CR	←	-	-	-	-	-	1	-	-
P8FC	←	x	-	x	x	-	1	x	x
TRUN	←	1	x	-	1	-	-	-	-

- Stop timer 4.
 - Set the duty (16 bits).
 - Set the cycle (16 bits).
 - Double buffer of TREG4 enable.
 - (Changes the duty and cycle at the interrupt INTTR5)
 - Set the mode to invert TFF4 at the match with TREG4/TREG5, and also sets TFF4 to "0".
 - Select internal clock for input and disables the capture function.
-) Assign P82 as TO4.
- Start timer 4.

Note: x; don't care -; no change




Figure 3.9 (11). Programmable Pulse Generation (PPG) Output Waveforms

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4

at match with TREG5. This feature makes easy the handling of low duty waves.




Figure 3.9 (12). Operation of Register Buffer

Shows the block diagram of this mode.




Figure 3.9 (13). Block Diagram of 16-Bit PPG Mode

(4) Application Examples of Capture Function

① One-Shot Pulse Output from External Trigger Pulse

The loading of up-counter (UC4) values into the capture registers CAP1 and CAP2, the timer flip-flop TFF4 inversion due to the match detection by comparators CP4 and CP5, and the output of TFF4 status to TO4 pin can be enabled or disabled. Combined with interrupt function, they can be applied in many ways, for example:

- ① One-shot pulse output from external trigger pulse
- ② Frequency measurement
- ③ Pulse width measurement
- ④ Time difference measurement

Set the up-counter UC4 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up-counter into capture register CAP1 at the rise edge of the TI4 pin. Then set to $T4MOD <CAP12M1, 0> = 01$.

When the interrupt INT4 is generated at the rise edge of TI4 input, set the CAP1 value (c) plus a delay time (d) to TREG4 ($= c + d$), and set the above set value (c + d) plus a one-shot pulse width (p) to TREG5 ($= c + d + p$). When the interrupt INT4 occurs the T4FFCR <EQ5T4, EQ4T4> register should be set that the TFF4 inversion is enabled only when the up-counter value matches TREG4 or TREG5. When interrupt INTTR5 occurs, this inversion will be disabled.







Figure 3.9 (14). One-Shot Pulse Output (with Delay)

Setting Example: To output 2ms one-shot pulse with 3ms delay to the external trigger pulse to TI4 pin.



Note: x; don't care -; no change

When delay time is unnecessary, invert timer flip-flop TFF4 when the up-counter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus the one-shot pulse width (p) to TREG5 when the interrupt INT4 occurs. The TFF4

inversion should be enabled when the up-counter (UC4) value matches TREG5, and disabled when generating the interrupt INTTR5.




Figure 3.9 (15). One-Shot Pulse Output (without Delay)

② Frequency Measurement

The frequency of the external clock can be measured in this mode. The clock is input through the T14 pin, and its frequency is measured by the 8-bit timers (Timer 0 and Timer 1) and the 16-bit timer/event counter (Timer 4).

The T14 pin input should be selected for the input clock

of Timer 4. The value of the up-counter is loaded into the capture register CAP1 at the rise edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and Timer 1), and into CAP2 at its fall edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTT0 or INTT1) is generated by either 8-bit timer.




Figure 3.9 (16). Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 sec. and the difference

between CAP1 and CAP2 is 100, the frequency will be $100/0.5[s] = 200[Hz]$.

③ Pulse Width Measurement

This mode allows measuring the “H” level width of an external pulse. While keeping the 16-bit timer/event counter counting (free-running) with the internal clock input, the external pulse is input through the T14 pin. Then the capture function is used to load the UC4 values into CAP1 and CAP2 at the rising edge and falling

edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of T14.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be $100 \times 0.8 = 80$ microseconds.




Figure 3.9 (17). Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD <CAP12M1, 0> = 10), external interrupt INT4 occurs at the falling edge of T14 pin input. In other modes, it occurs at the rising edge.

The width of “L” level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

④ Time Difference Measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through T14 and T15.

Keep the 16-bit timer/event counter (Timer 4) counting

(free-running) with the internal clock, and load the UC4 value into CAP1 at the rising edge of the input pulse to T14. Then the interrupt INT4 is generated.

Similarly, the UC4 value is loaded into CAP2 at the rising edge of the input pulse to T15, generating the interrupt INT5.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up-counter value into CAP1 and CAP2 has been done.




Figure 3.9 (18). Time Difference Measurement

(5) Different Phased Pulses Output Mode

In this output mode, signals with any different phase can be outputted by free-running up-counter UC4.

When the value in up-counter UC4 and the value in TREG4 (TREG5) match, the value in TFF4 (TFF5) is inverted and output to TO4 (TO5).

This mode can only be used by 16-bit timer 4.




Figure 3.9 (19). Phase Output

Cycles (counter overflow time) of the above output waves are listed below.

	20MHz
$\phi T1$	0.819ms
$\phi T4$	3.277ms
$\phi T16$	13.11ms

3.10 Stepping Motor Control/Pattern Generation Port

TMP96C141/TMP96CM40/TMP96PM40 contains 2 channels (PG0 and PG1) of 4-bit hardware stepping motor control/pattern generation (herein after called PG) which actuate in synchronization with the (8-bit/16-bit) timers. The PG (PG0 and PG1) are shared in 8-bit I/O ports P6.

Channel 0 (PG0) is synchronous with 8-bit timer 0 or timer 1, 16-bit timer 5, to update the output.

The PG ports are controlled by control registers (PG01CR) and can select either stepping motor control mode or pattern generation mode. Each bit of the P6 can be used as the PG port.




Figure 3.10 (1). PG Block Diagram




Figure 3.10 (2a). Pattern Generation Control Register (PG01CR)




Figure 3.10 (2b). Pattern Generation Control Register (PG01CR)

		7	6	5	4	3	2	1	0
PG0REG (004CH)	bit Symbol	PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00
	Read/Write	W				R/W			
	After reset	0	0	0	0	Undefined			
	Function	Pattern Generation 0 (PG0) output latch register (Reading the P6 that is set to the PG port allows to read-out.)				Shift alternate register 0 For the PG mode (4-bit write) register			

Prohibit Read
modify write

Figure 3.10 (3). Pattern Generation 0 Register (PG0REG)

		7	6	5	4	3	2	1	0
PG1REG (004DH)	bit Symbol	PG13	PG12	PG11	PG10	SA13	SA12	SA11	SA10
	Read/Write	W				R/W			
	After reset	0	0	0	0	Undefined			
	Function	Pattern Generation 1 (PG1) output latch register (Reading the P6 that is set to the PG port allows to read-out.)				Shift alternate register 1 For the PG mode (4-bit write) register			

Prohibit Read
modify write

Figure 3.10 (4). Pattern Generation 1 Register (PG1REG)




Figure 3.10 (5). 16-bit Timer Trigger Control Register (T45CR)




Figure 3.10 (6). Connection of Timer and Pattern Generator


(1) Pattern Generation Mode

PG functions as a pattern generation according to the setting of PG01CR <PAT1>/<PAT0>. In this mode, writing from CPU is executed only on the shifter alternate register. Writing a new data should be done during the interrupt operation of the timer for shift trigger, and a pattern can be output synchronous with the timer.

In this mode, set PG01CR <PG0M> and <PG1M> to 1, and PG01CR <CCW0> and <CCW1> to 0.

The output of this pattern generator is output to port 6; since port and functions can be switched on a bit basis using port function control register P6FC, any port pin can be assigned to pattern generator output.

Figure 3.10 (7) shows the block diagram of this mode.



Example of pattern generation mode




Figure 3.10 (7). Pattern Generation Mode Block Diagram (PG0)


In this pattern generation mode, only writing the output latch is disabled by hardware, but other functions do the same operation as 1-2 excitation in stepping motor control port

mode. Accordingly, the data shifted by trigger signal from a timer must be written before the next trigger signal is output.


(2) Stepping Motor Control Mode

① 4-phase 1-Step/2-Step Excitation

Figure 3.10 (8) and Figure 3.10 (9) show the output waveforms of 4-phase 1 excitation and 4-phase 2 excitation, respectively when channel 0 (PG0) is selected.



① Normal Rotation



② Reverse Rotation

Figure 3.10 (8). Output Waveforms of 4-Phase 1-Step Excitation (Normal Rotation and Reverse Rotation)




Figure 3.10 (9). Output Waveforms of 4-Phase 2-Step Excitation (Normal Rotation)

The operation when channel 0 is selected is explained below.

The output latch of PG0 (also used as P6) is shifted at the rising edge of the trigger signal from the timer to be output to the port.

The direction of shift is specified by PG01CR <CCW0>: Normal rotation (PG00 → PG01 → PG02 → PG03) when <CCW0> is set to "0"; reverse rotation (PG00 ← PG01 ← PG02 ← PG03) when "1". Four-phase

1-step excitation will be selected when only one bit is set to "1" during the initialization of PG, while 4-phase 2-step excitation will be selected when two consecutive bits are set to "1".

The value in the shift alternate registers are ignored when the 4-phase 1-step/2-step excitation mode is selected.

Figure 3.10 (10) shows the block diagram.





Figure 3.10 (10). Block Diagram of 4-Phase 1-Step Excitation/2-Step Excitation (Normal Rotation)


② 4-Phase 1-2 Step Excitation

Figure 3.10 (11) shows the output waveforms of 4-phase 1-2 step excitation when channel 0 is selected.



Note: bn denotes the initial value PGOREG ← b7 b6 b5 b4 b3 b2 b1 b0

① Normal Rotation



② Reverse Rotation

Figure 3.10 (11). Output Waveforms of 4-Phase 1-2 Step Excitation (Normal Rotation and Reverse Rotation)

The initialization for 4-phase 1-2 step excitation is as follows:

By rearranging the initial value "b7 b6 b5 b4 b3 b2 b1 b0" to "b7 b3 b6 b2 b5 b1 b4 b0", the consecutive 3 bits are set to "1" and other bits are set to "0" (positive logic).

For example, if b7, b3, and b6 are set to "1", the initial value becomes "11001000", obtaining the output waveforms as shown in Figure 3.10 (11).

To get an output waveform of negative logic, set values 1s and 0's of the initial value should be inverted. For

example, to change the output waveform shown in Figure 3.10 (11) into negative logic, change the initial value to "00110111".

The operation will be explained below for channel 0.

The output latch of PG0 (shared by P6) and the shifter alternate register (SA0) for Pattern Generation are shifted at the rising edge of trigger signal from the timer to be output to the port. The direction of shift is set by PG01CR <CCW0>.

Figure 3.10 (12) shows the block diagram.




Figure 3.10 (12). Block Diagram of 4-Phase 1-2 Step Excitation (Normal Rotation)

Setting example: To drive channel 0 (PG0) by 4-phase 1-2 step excitation (normal rotation) when

timer 0 is selected, set each register as follows:

		7	6	5	4	3	2	1	0
TRUN	←	-	x	-	-	-	-	-	0
TMOD	←	0	0	x	x	-	-	0	1
TFFCR	←	x	x	x	0	1	0	1	0
TREG0	←	*	*	*	*	*	*	*	*
P6CR	←	-	-	-	-	1	1	1	1
P6FC	←	-	-	-	-	1	1	1	1
PG01CR	←	-	-	-	-	0	0	1	1
PG0REG	←	1	1	0	0	1	0	0	0
TRUN	←	1	x	-	-	-	-	-	1

Note: x; don't care -; no change

Stop timer 0, and clears it to zero.

Set 8-bit timer mode and selects $\phi T1$ as the input clock of timer 0.

Clear TFF1 to zero and enables the inversion trigger by timer 0.

Set the cycle in timer register.

Set P60 – P63 bits to the output mode.

Set P60 – P63 bits to the PG output.

Select PG0 4-phase 1-2 step excitation mode and normal rotation.

Set an initial value.

Start timer 0.

(3) Trigger Signal From Timer

The trigger signal from the timer which is used by PG is

not equal to the trigger signal of timer flip-flop (TFF1, TFF4, TFF5, and TFF6) and differs as shown in Table 3.10 (1) depending on the operation mode of the timer.

Table 3.10 (1) Select of Trigger Signal

	TFF1 Inversion	PG Shift
8-bit timer mode	Selected by TFFCR <TFF1IS> when the up-counter value matches TREG0 or TREG1 value.	←
16-bit timer mode	When the up-counter value matches with both TREG0 and TREG1 values. (The value of up-counter = $TREG1 * 2^8 + TREG0$)	←
PPG output mode	When the up-counter value matches with both TREG0 and TREG1.	When the up-counter value matches TREG1 value (PPG cycle).
PWM output mode	When the up-counter value matches TREG0 value and PWM cycle.	Trigger signal for PG is not generated.

Note: To shift PG, TFFCR <TFF1IE> must be set to "1" to enable TFF1 inversion.

Channel 1 of PG can be synchronized with the 16-bit timer Timer 4/Timer 5. In this case, the PG shift trigger signal from the 16-bit timer is output only when the up-counter UC4/UC5 value matches TREG5/TREG7.

When using a trigger signal from Timer 4, set either

T4FFCR <EQ5T4> or T4MOD <EQ5T5> to "1" and a trigger is generated when the value in UC4 and the value in TREG5 match. When using a trigger signal from Timer 5, set T5FFCR <EQ7T6> to 1. Generates a trigger when the value in UC5 and the value in TREG7 match.

(4) Application of PG and Timer Output

As explained in "Trigger signal from timer", the timing to shift PG and invert TFF differs depending on the mode of timer. An application to operate PG while operating an 8-bit timer in PPG mode will be explained below.

To drive a stepping motor, in addition to the value of each phase (PG output), synchronizing signal is often required at the timing when excitation is changed over. In this application, port 6 is used as a stepping motor control port to output a synchronizing signal to the TO1 pin (shared by P71).




Figure 3.10 (13). Output Waveforms of 4-Phase 1-Step Excitation

Setting example:

	7	6	5	4	3	2	1	0
TRUN	← -	x	-	-	-	-	0	0
TMOD	← 1	0	x	x	x	x	0	1
TFFCR	← x	x	x	0	0	1	1	x
TREG0	← *	*	*	*	*	*	*	*
TREG1	← *	*	*	*	*	*	*	*
P7CR	← x	x	x	x	-	-	1	-
P7FC	← x	x	x	x	-	-	1	x
P6CR	← -	-	-	-	1	1	1	1
P6FC	← -	-	-	-	1	1	1	1
PG01CR	← -	-	-	-	0	0	0	1
PGOREG	← *	*	*	*	*	*	*	*
TRUN	← 1	x	-	-	-	-	1	1

- Stop timer 0, and clears it to zero.
- Set timer 0 and timer 1 in PPG output mode and selects $\phi T1$ as the input clock.
- Enable TFF1 inversion and sets TFF1 to "1".
- Set the duty of TO1 to TREG0.
- Set the cycle of TO1 to TREG1.
-) Assign P71 as TO1.
-) Assign P60 - 63 as PG0.
- Set PG0 in 4-phase 1-step excitation mode.
- Set an initial value.
- Start timer 0 and timer 1.


Note: x; don't care -; no change

3.11 Serial Channel

TMP96C141/TMP96CM40/TMP96PM40 contains two serial I/O channels for full duplex asynchronous transmission (UART)

as well as for I/O extension.


The serial channel has the following operation modes:



In mode 1 and mode 2, a parity bit can be added. Mode 3 has wake-up function for making the master controller start slave controllers in serial link (multi-controller system).

Figure 3.11 (1) shows the data format (for one frame) in each mode.

- Mode 0 (I/O interface mode)



- Mode 1 (7-bit UART mode)



- Mode 2 (8-bit UART mode)



- Mode 3 (9-bit UART mode)



When bit 8 = 1, address (select code) is denoted.
When bit 8 = 0, data is denoted.

Figure 3.11 (1). Data Formats

The serial channel has a buffer register for transmitting and receiving operations, in order to temporarily store transmitted or received data, so that transmitting and receiving operations can be done independently (full duplex).

However, in I/O interface mode, SCLK (serial clock) pin is used for both transmission and receiving, the channel becomes half-duplex.

The receiving data register is of a double buffer structure to prevent the occurrence of overrun error and provides one frame of margin before CPU reads the received data. The receiving data register stores the already received data while the buffer register receives the next frame data.

By using CTS and RTS (there is no RTS pin, so any one port must be controlled by software), it is possible to halt data send until CPU finishes reading receive data every time a frame is received (Handshake function).

In the UART mode, a check function is added not to start the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is

detected to be normal at least twice in three samplings.


When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the receiving data register and the CPU is requested to read the data, INTTX or INTRX interrupt occurs. Besides, if an overrun error, parity error, or framing error occurs during receiving operation, flag SC0CR/SC1CR <OERR, PERR, FERR> will be set.

The serial channel 0/1 includes a special baud rate generator, which can set any baud rate by dividing the frequency of four clocks ($\phi T0$, $\phi T2$, $\phi T8$, and $\phi T32$) from the internal prescaler (shared by 8-bit/16-bit timer) by the value 2 to 16.

In I/O interface mode, it is possible to input synchronous signals as well as to transmit or receive data by external clock.


3.11.1 Control Registers

The serial channel is controlled by three control registers SC0CR, SC0MOD, and BR0CR. Transmitted and received data is stored in register SC0BUF.




Note : There is SC1MOD (56H) in Channel1

Figure 3.11 (2). Serial Mode Control Register (Channel 0, SC0MOD)




Note : As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.

Figure 3.11 (3). Serial Control Register (Channel, SCOCR)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.11 (4). Serial Channel Control (Channel 0, BR0CR)



Note: When setting the serial transfer mode to "9-bit length UART mode", transfer data "TB08" is written to bit7 of SC0MOD register, and received data "RB08" is read from bit7 of SC0CR register.

Figure 3.11 (5). Serial Transmission/Receiving Buffer Registers (Channel 0, SC0BUF)






Figure 3.11 (6). Serial Mode Control Register (Channel 1, SC1MOD)




Note : As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.11 (7). Serial Control Register (Channel 1, SC1CR)



Note : To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Figure 3.11 (8). Baud Rate Generator Control Register (Channel 0, BR0CR)



Note : When setting the serial transfer mode to "9-bit length UART mode", transfer data "TB18" is written to bit7 of SC1MOD register, and received data "RB18" is read from bit7 of SC1CR register.

Figure 3.11 (9). Serial Transmission/Receiving Buffer Registers (Channel 1, SC1BUF)





Figure 3.11 (10). Port 9 Function Register (P9FC)



Port 3.11 (11). Port 9 Open Drain Enable Register (ODE)

3.11.2 Configuration

Figure 3.11 (12) shows the block diagram of the serial channel 0.




Figure 3.11 (12). Block Diagram of the Serial Channel 0

Figure 3.11 (13) shows the block diagram of the serial channel 1.




Figure 3.11 (13). Block Diagram of the Serial Channel 1

① Baud Rate Generator

Baud rate generator comprises a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator, $\phi T0$ ($fc/4$), $\phi T2$ ($fc/16$), $\phi T8$ ($fc/64$), or $\phi T32$ ($fc/256$) is generated by the 9-bit prescaler which is shared by the timers.

One of these input clocks is selected by the baud rate generator control register BR0CR/BR1CR <BR0CK1, 0/BR1CK1, 0>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 2 to 16 values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

● UART mode

$$\text{Transfer rate} = \frac{\text{Input clock of baud rate generator}}{\text{Frequency divisor of baud rate generator}} \div 16$$

● I/O interface mode

$$\text{Transfer rate} = \frac{\text{Input clock of baud rate generator}}{\text{Frequency divisor of baud rate generator}} \div 2$$

The relation between the input clock and the source clock (fc) is as follows:

$$\phi T0 = fc/4$$

$$\phi T2 = fc/16$$

$$\phi T8 = fc/64$$

$$\phi T32 = fc/256$$

Accordingly, when source clock fc is 12.288 MHz, input clock is $\phi T2$ ($fc/16$), and frequency divisor is 5, the transfer rate in UART mode becomes as follows:

$$\begin{aligned} \text{Transfer rate} &= \frac{fc/16}{5} \div 16 \\ &= 12.288 \times 10^6 / 16 / 5 / 16 = 9600 \text{ (bps)} \end{aligned}$$

Table 3.11 (1) shows an example of the transfer rate in UART mode.

Also with 8-bit timer 0, the serial channel can get a transfer rate. Table 3.11 (2) shows an example of baud rate using timer 0.

Table 3.11 (1) Selection of Transfer Rate (1) (When Baud Rate Generator is Used)

fc [MHz]	Input Clock					Unit (kbps)
	Frequency Divisor	$\phi T0$ (fc/4)	$\phi T2$ (fc/16)	$\phi T8$ (fc/64)	$\phi T32$ (fc/256)	
9.830400	2	76.800	19.200	4.800	1.200	
↑	4	38.400	9.600	2.400	0.600	
↑	8	19.200	4.800	1.200	0.300	
↑	0	9.600	2.400	0.600	0.150	
12.288000	5	38.400	9.600	2.400	0.600	
↑	A	19.200	4.800	1.200	0.300	
14.745600	3	76.800	19.200	4.800	1.200	
↑	6	38.400	9.600	2.400	0.600	
↑	C	19.200	4.800	1.200	0.300	

Note: Transfer rate in I/O interface mode is 8 times as fast as the values given in the above table.

Table 3.11 (2) Selection of Transfer Rate (1) (When Timer 0 (Input Clock $\phi T1$) is Used)

Unit (Kbps)

TREGO \ fc	12.288MHz	12MHz	9.8304MHz	8MHz	6.144MHz
1H	96		76.8	62.5	48
2H	48		38.4	31.25	24
3H	32	31.25			16
4H	24		19.2		12
5H	19.2				9.6
8H	12		9.6		6
AH	9.6				4.8
10H	6		4.8		3
14H	4.8				2.4

How to calculate the transfer rate (when timer 0 is used):

$$\text{Transfer rate} = \frac{f_c}{\text{TREGO} \times 8 \times 16}$$

↑ (When timer 0 (input clock $\phi T1$) is used)

Input clock of timer 0

$$\phi T1 = f_c / 8$$

$$\phi T4 = f_c / 32$$

$$\phi T16 = f_c / 128$$

Note: Timer 0 match detect signal cannot be used as the transfer clock in I/O interface mode.

② Serial Clock Generation Circuit

This circuit generates the basic clock for transmitting and receiving data.

1) I/O interface mode (channel 1 only)

When in SCLK output mode with the setting of SC1CR <IOC> = "0", the basic clock will be generated by dividing by 2 the output of the baud rate generator as described before. When in SCLK input mode with the setting of SC1CR <IOC> = "1", the rising edge or falling edge will be detected according to the setting of SC1CR <SCLKC> register to generate the basic clock.

2) Asynchronous Communication (UART) mode

According to the setting of SC0CR and SC1CR <SC1, 0>, the above baud rate generator clock, internal clock $\phi 1$ (500 Kbps @ $f_c = 16$ MHz), or the match detect signal from timer 0 will be selected to generate the basic clock SIOCLK.

③ Receiving Counter

The receiving counter is a 4-bit binary counter used in asynchronous communication (UART) mode and counts up by SIOCLK clock. Sixteen pulses of SIOCLK are used for receiving one bit of data, and the data bit is sampled three times at 7th, 8th and 9th clock.

With the three samples, the received data is evaluated by the rule of majority.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated that the received data is "0".

④ Receiving Control

1) I/O interface mode (channel 1 only)

When in SCLK1 output mode with the setting of SC1CR <IOC> = "0", RxD1 signal will be sampled at the rising edge of shift clock which is output to SCLK pin.

When in SCLK input mode with the setting SC1CR <IOC> = "1", RxD1 signal will be sampled at the rising edge or falling edge of SCLK input according to the setting of SC1CR <SCLKS> register.

2) Asynchronous Communication (UART) mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as start bit and the receiving operation is started.

Data being received is also evaluated by the rule of majority.

⑤ Receiving Buffer

To prevent overrun error, the receiving buffer has a double buffer structure.

Received data is stored one bit by one bit in the receiving buffer 1 (shift register type). When 7 bits or 8 bits of data are stored in the receiving buffer 1, the stored data is transferred to another receiving buffer 2 (SC0BUF/SC1BUF), generating an interrupt INTRX0/INTRX1. The CPU reads only receiving buffer 2 (SC0BUF/SC1BUF). Even before the CPU reads the receiving buffer 2 (SC0BUF/SC1BUF), the received data can be stored in the receiving buffer 1. However,

unless the receiving buffer 2 (SC0BUF/SC1BUF) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of the receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SC0CR <RB8> SC1CR <RB8> are still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SC0CR <RB8>/SC1CR <RB8>.

When in 9-bit UART mode, the wake-up function of the slave controllers is enabled by setting SC0MOD <WU>/SC1MOD <WU> to "1", and interrupt INTRX0/INTRX1 occurs only when SC0CR <RB8>/SC1CR <RB8> is set to "1".

⑥ Transmission Counter

Transmission counter is a 4-bit binary counter which is used in asynchronous communication (UART) mode and, like a receiving counter, counts by SIOCLK clock, generating TxDCCLK every 16 clock pulses.




Figure 3.11 (14). Generation of Transmission Clock

⑦ Transmission Controller

1) I/O interface mode (channel 1 only)

In SCLK output mode with the setting of SC1CR <IOC> = "0", the data in the transmission buffer are output bit by bit to TxD1 pin at the rising edge of shift clock which is output from SCLK1 pin.

In SCLK input mode with the setting SC1CR <IOC> = "1", the data in the transmission buffer are output bit

by bit to TxD1 pin at the rising edge or falling edge of SCLK input according to the setting of SC1CR <SCLKC> register.

2) Asynchronous Communication (UART) mode

When transmission data is written in the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TxDCCLK, generating a transmission shift clock TxDSFT.

Handshake function

Serial channel 0 has a $\overline{\text{CTS0}}$ pin. Using this pin, data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake function is enabled/disabled by $\text{SCOMOD} \langle \text{CTSE} \rangle$.

When the $\overline{\text{CTS0}}$ pin goes high, after completion of the current data send, data send is halted until the $\overline{\text{CTS0}}$ pin goes low again. The INTTX0 Interrupts are gener-

ated, requests the next send data to the CPU.

Though there is no $\overline{\text{RTS}}$ pin, a handshake function can be easily configured by setting any port assigned to the $\overline{\text{RTS}}$ function. The $\overline{\text{RTS}}$ should be output "High" to request data send halt after data receive is completed by a software in the RXD interrupt routine.





Figure 3.11 (15). Handshake Function



Note 1: If the $\overline{\text{CTS}}$ signal falls during transmission, the next data is not sent after the completion of the current transmission.

Note 2: Transmission starts at the first TxDCLK clock fall after the $\overline{\text{CTS}}$ signal falls.

Figure 3.11 (16). Timing of $\overline{\text{CTS}}$ (Clear to Send)

⑧ Transmission Buffer

Transmission buffer (SC0BUF/SC1BUF) shifts to and sends the transmission data written from the CPU from the least significant bit (LSB) in order, using transmission shift clock TxDSFT which is generated by the transmission control. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX0/INTTX1 interrupt.

⑨ Parity Control Circuit

When serial channel control register SC0CR <PE>/SC1CR <PE> is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SC0CR <EVEN>/SC1CR <EVEN> register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SCBUF, and data are transmitted after being stored in SC0BUF <TB7>/SC1BUF <TB7> when in 7-bit UART mode while in SCMOD <TB8>/SCMOD <TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before transmission data are written in the transmission buffer.

For receiving, data is shifted in the receiving buffer 1, and parity is added after the data is transferred in the receiving buffer 2 (SC0BUF/SC1BUF), and then compared with SC0BUF <RB7>/SC1BUF <RB7> when in

7-bit UART mode and with SC0MOD <RB8>/SC1MOD <RB8> when in 8-bit UART mode. If they are not equal, a parity error occurs, and SC0CR <PERR>/SC1CR <PERR> flag is set

⑩ Error Flag

Three error flags are provided to increase the reliability of receiving data.

1. Overrun error <OERR>

If all bits of the next data are received in receiving buffer 1 while valid data is stored in receiving buffer 2 (SCBUF), an overrun error will occur.

2. Parity error <PERR>

The parity generated for the data shifted in receiving buffer 2 (SCBUF) is compared with the parity bit received from RxD pin. If they are not equal, a parity error occurs.

3. Framing error <FERR>

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.

⑪ Generating Timing

1) UART mode

Receiving

Mode	9 Bit	8 Bit + Parity	8 Bit, 7 Bit + Parity, 7 Bit
Interrupt timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit
Overrun error timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit

Note: Framing error occurs after an interrupt has occurred. Therefore, to check for framing error during interrupt operation, it is necessary to wait for 1 bit period of transfer rate.

Transmitting

Mode	9 Bit	8 Bit + Parity	8 Bit, 7 Bit + Parity, 7 Bit
Interrupt timing	Just before last bit is transmitted.	←	←

2) I/O Interface mode

Transmission interrupt timing	SCLK output mode	Immediately after rise of last SCLK signal. (See figure 3.11 (19))
	SCLK input mode	Immediately after rise of last SCLK signal (rising mode), or immediately after fall in falling mode. (See Figure 3.11 (20))
Receiving interrupt timing	SCLK output mode	Timing used to transfer received data to data receive buffer 2 (SC1BUF); that is, immediately after last SCLK. (See Figure 3.11 (21))
	SCLK input mode	Timing used to transfer received data to data receive buffer 2 (SC1BUF); that is, immediately after SCLK. (See Figure 3.11 (22))

3.11.3 Operational Description

(1) Mode 0 (I/O interface mode)

This mode is used to increase the number of I/O pins

for transmitting or receiving data to or from the external shifter register.

This mode includes SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.11 (17). Example of SCLK Output Mode Connection




Figure 3.11 (18). Example of SCLK Input Mode Connection

① Transmission

In SCLK output mode, 8-bit data and synchronous clock are output from TxD pin and SCLK pin, respectively, each

time the CPU writes data in the transmission buffer. When all data is output, INTES1 <ITX1C> will be set to generate INTTX1 interrupt.




Figure 3.11 (19). Transmitting Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK input mode, 8-bit data are output from TxD1 pin when SCLK input becomes active while data are written in the transmission buffer by CPU.

When all data are output, INTES1 <ITXIC> will be set to generate INTTX1 interrupt.




Figure 3.11 (20). Transmitting Operation in I/O Interface Mode (SCLK Input Mode)

② Receiving

In SCLK output mode, synchronous clock is output from SCLK pin and the data is shifted in the receiving buffer 1 whenever the receive interrupt flag INTES1

<IRX1C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred in the receiving buffer 2 (SC1BUF) at the timing shown below, and INTES1 <IRX1C> will be set again to generate INTRX1 interrupt.




Figure 3.11 (21). Receiving Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK input mode, the data is shifted in the receiving buffer 1 when SCLK input becomes active, while the receive interrupt flag INTES1 <IRX1C> is cleared by reading the received data. When 8-bit data is received, the

data will be shifted in the receiving buffer 2 (SC1BUF) at the timing shown below, and INTES1 <IRX1C> will be set again to generate INTRX interrupt.




Figure 3.11 (22). Receiving Operation in I/O Interface Mode (SCLK Input Mode)

Note: For data receiving, the system must be placed in the receive enable state (SCMOD <RXE> = "1")


(2) Mode 1 (7-bit UART Mode)

The 7-bit mode can be set by setting serial channel mode register SCOMOD <SM01,00>/SC1MOD <SM11,10> to "01".

In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register SC0CR <PE>/SC1CR <PE>.

and even parity or odd parity is selected by SC0CR <EVEN>/SC1CR <EVEN> when <PE> is set to "1" (enable).

Setting example: When transmitting data with the following format, the control registers should be set as described below. Channel 0 is explained here.



		7	6	5	4	3	2	1	0
P9CR	←	x	x	-	-	-	-	-	1
P9FC	←	x	x	-	x	-	x	x	1
SCOMOD	←	x	0	-	x	0	1	0	1
SC0CR	←	x	1	1	x	x	x	0	0
BROCR	←	0	x	1	0	0	1	0	1
TRUN	←	1	x	-	-	-	-	-	-
INTES0	←	1	1	0	0	-	-	-	-
SC0BUF	←	*	*	*	*	*	*	*	*

-) Select P90 as the TxD pin.
- Set 7-bit UART mode.
- Add an even parity.
- Set transfer rate at 2400 bps.
- Start the prescaler for the baud rate generator.
- Enable INTTX0 interrupt and sets interrupt level 4.
- Set data for transmission.

Note: x; don't care -; no change

(3) Mode 2 (8-bit UART Mode)

The 8-bit UART mode can be specified by setting SCOMOD <SM01,00>/SC1MOD <SM11,10> to "10". In this mode, parity bit can be added, the addition of a parity bit is enabled or disabled by SC0CR <PE>/

SC1CR <PE>, and even parity or odd parity is selected by SC0CR <EVEN>/SC1CR <EVEN> when <PE> is set to "1" (enable).

Setting example: When receiving data with the following format, the control register should be set as described below.



Main setting

	7	6	5	4	3	2	1	0	
P9CR	← x	x	-	-	-	-	0	-	Select P91 (RxD) as the input pin.
SC0MOD	← -	0	1	x	1	0	0	1	Enable receiving in 8-bit UART mode.
SC0CR	← x	0	1	x	x	x	0	0	Add an odd parity.
BROCR	← 0	x	0	1	0	1	0	1	Set transfer rate at 9600 bps.
TRUN	← 1	x	-	-	-	-	-	-	Start the prescaler for the baud rate generator.
INTES0	← -	-	-	-	1	1	0	0	Enable INTTX0 interrupt and sets interrupt level 4.

Interrupt processing

Acc ← SC0CR and 00011100) Check for error.
 If Acc ≠ 0 then ERROR
 Acc ← SC0BUF Read the received data.


Note: x; don't care -; no change

(4) Mode 3 (9-bit UART Mode)

The 9-bit UART mode can be specified by setting SC0MOD <SM01,00>/SC1MOD <SM11,10> to "11". In this mode, parity bit cannot be added. For transmission, the MSB (9th bit) is written in SCMOD <TB8>, while in receiving it is stored in SCCR <RB8>. For writing and reading the buffer, the MSB is read or written first, then SC0BUF/SC1BUF.

Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SC0MOD <WU>/SC1MOD <WU> to "1". The interrupt INTRX1/INTRX0 occurs only when <RB8> = 1



Note: TxD pin of the slave controllers must be in open drain output mode.


Figure 3.11 (23). Serial Link Using Wake-Up Function

Protocol

- ① Select the 9-bit UART mode for master and slave controllers.
- ② Set SC0MOD <WU>/SC1MOD <WU> bit of each slave controller to "1" to enable data receiving.
- ③ The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8) <TB8> is set to "1".




- ④ Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- ⑤ The master controller transmits data to the specified slave controller whose SC0MOD <WU>/SC1MOD <WU> bit is cleared to "0." The MSB (bit 8) <TB8> is cleared to "0".



- ⑥ The other slave controllers (with the <WU> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or <RB8>) are set to "0" to disable the interrupt INTRX0/INTRX1.
- The slave controllers (WU = 0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting Example: To link two slave controllers serially with the master controller, and use

the internal clock $\phi 1$ ($f_c/2$) as the transfer clock.



Since serial channels 0 and 1 operate in exactly the

same way, channel 0 is used for the purposes of explanation.

• Setting the master controller

Main setting

P9CR	←	x	x	-	-	-	-	0	1
P9FC	←	x	x	-	x	-	x	x	1
INTES0	←	1	1	0	0	1	1	0	1
SCOMOD	←	1	0	1	0	1	1	1	0
SCOBUF	←	0	0	0	0	0	0	0	1

) Select P90 as TxD pin and P91 as RxD pin.

Enable INTTX0 and sets the interrupt level 4.

Enable INTRX0 and sets the interrupt level 5.

Set $\phi 1$ ($f_c/2$) as the transmission clock in 9-bit UART mode.

Set the select code for slave controller 1.

INTTX0 interrupt

SCOMOD	←	-	0	-	-	-	-	-	-
SCOBUF	←	*	*	*	*	*	*	*	*

Set TB8 to "0".

Set data for transmission.

• Setting the slave controller 2

Main setting

P9CR	←	x	x	-	-	-	-	0	1
P9FC	←	x	x	-	x	-	x	x	1
ODE	←	x	x	x	x	x	x	-	1
INTES0	←	1	1	0	1	1	1	1	0
SCOMOD	←	0	0	1	1	1	1	1	0

) Select P91 as RxD pin and P90 as TxD pin (open drain output).

Enable INTRX0 and INTTX0.

Set <WU> to "1" in the 9-bit UART transmission mode with transfer clock $\phi 1$ ($f_c/2$).

INTRX0 interrupt

Acc ← SCOBUF
If Acc = Select Code
Then SCOMOD4

← - - - - 0 - - - - Clear <WU> to "0".

3.12 Analog/Digital Converter

The TMP96C081F contains a high-speed analog/digital converter (A/D converter) with 6-channel analog input that features 10-bit successive approximation.

Figure 3.12 (1) shows the block diagram of the A/D converter. 6-channel analog input pins (AN5 to AN0) are shared by input-only P5 and so can be used as input port.




Figure 3.12 (1). Block Diagram of A/D Converter

Note 1: This A/D converter does not have a built-in sample and hold circuit. Therefore, when A/D converting high-frequency signals, connect a sample and hold circuit externally.

Note 2: In order to reduce power supply current in IDLE or STOP mode, the A/D converter enters standby mode even if the internal comparator remains in the enable state depending on the timing. Stop the A/D converter before executing the HALT command. Since the ladder resistor between V_{REF} - A_{GND} cannot be stopped internally, I_{REF} is transmitted regardless of a mode.




Figure 3.12 (2). A/D Control Register

		7	6	5	4	3	2	1	0
ADREG04L (0060H)	bit Symbol	ADR041	ADR40						
	Read/Write	R							
	After reset	Undefined		1	1	1	1	1	1
	Function	Lower 2 bits of A/D result for AN0 or AN4 are stored.							

		7	6	5	4	3	2	1	0
ADREG04H (0061H)	bit Symbol	ADR049	ADR048	ADR047	ADR046	ADR045	ADR044	ADR043	ADR042
	Read/Write	R							
	After reset	Undefined							
	Function	Upper 8 bits of A/D result for AN0 or AN4 are stored.							

		7	6	5	4	3	2	1	0
ADREG15L (0062H)	bit Symbol	ADR151	ADR150						
	Read/Write	R							
	After reset	Undefined		1	1	1	1	1	1
	Function	Lower 2 bits of A/D result for AN1 or AN5 are stored.							

		7	6	5	4	3	2	1	0
ADREG15H (0063H)	bit Symbol	ADR159	ADR158	ADR157	ADR156	ADR155	ADR154	ADR153	ADR152
	Read/Write	R							
	After reset	Undefined							
	Function	Upper 8 bits of A/D result for AN1 or AN5 are stored.							

Figure 3.12 (3-1). A/D Conversion Result Register (ADREG04, 15)

	7	6	5	4	3	2	1	0	
ADREG2L (0064H)	bit Symbol	ADR21	ADR20	/				/	/
	Read/Write	R							
	After reset	Undefined							
	Function	Lower 2 bits of A/D result for AN2 are stored.							

	7	6	5	4	3	2	1	0	
ADREG2H (0065H)	bit Symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
	Read/Write	R							
	After reset	Undefined							
	Function	Upper 8 bits of A/D result for AN2 are stored.							

	7	6	5	4	3	2	1	0	
ADREG3L (0066H)	bit Symbol	ADR31	ADR30	/				/	/
	Read/Write	R							
	After reset	Undefined							
	Function	Lower 2 bits of A/D result for AN3 are stored.							

	7	6	5	4	3	2	1	0	
ADREG3H (0067H)	bit Symbol	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
	Read/Write	R							
	After reset	Undefined							
	Function	Upper 8 bits of A/D result for AN3 are stored.							

Figure 3.12 (3-2). A/D Conversion Result Register (ADREG2, 3)

	7	6	5	4	3	2	1	0	
ADBS (005FH)	bit Symbol	/							ADCH2
	Read/Write								R/W
	After reset								0
	Function								0: AN0~3 1: AN4~5

→ Analog input channel select

	Normal	Scan mode
0	AN0~3	AN0→AN1→AN2→AN3
1	AN4~5	AN4→AN5

Figure 3.12 (3-3). A/D Channel Select Register

3.12.1 Operation

(1) Analog Reference Voltage

High analog reference voltage is applied to the VREF pin, and low analog reference voltage is applied to AGND pin.

The reference voltage between VREG and AGND is divided by 1024 using ladder resistance, and compared with the analog input voltage for A/D conversion.

(2) Analog Input Channels

Analog input channel is selected by ADMOD <ADCH1, 0>. However, which channel to select depends on the operation mode of the A/D converter.

In fixed analog input mode, one channel is selected by ADMOD <ADCH1, 0> among four pins: AN0 to AN3.

In analog input channel scan mode, the number of channels to be scanned from AN0 is specified by ADMOD <ADCH1, 0>, such as AN0 → AN1, AN0 → AN1 → AN2, and AN0 → AN1 → AN2 → AN3.

When reset, A/D conversion channel register will be initialized to ADMOD <ADCH1, 0> = 00, so that AN0 pin will be selected.

The pins which are not used as analog input channel can be used as ordinary input port P5.

(3) Starting A/D Conversion

A/D conversion starts when A/D conversion register ADMOD <ADS> is written "1". When A/D conversion starts, A/D conversion busy flag ADMOD <ADBF> which indicates "A/D conversion is in progress" will be set to "1".

(4) A/D Conversion Mode

Both fixed A/D conversion channel mode and A/D conversion channel scan mode have two conversion modes, i.e., single and repeat conversion modes.

In fixed channel repeat mode, conversion of specified one channel is executed repeatedly.

In scan repeat mode, scanning from AN0, ... → AN3 is executed repeatedly.

A/D conversion mode is selected by ADMOD <REPET, SCAN>.

(5) A/D Conversion Speed Selection

There are two A/D conversion speed modes: high speed mode and low speed mode. The selection is executed by ADMOD <ADCS> register.

When reset, ADMOD <ADCS> will be initialized to "0," so that high speed conversion mode will be selected.

(6) A/D Conversion End and Interrupt

- A/D conversion single mode

ADMOD <EOCF> for A/D conversion end will be set to "1," ADMOD <ADBF> flag will be reset to "0," and INTAD interrupt will be enabled when A/D conversion of specified channel ends in fixed conversion channel mode or when A/D conversion of the last channel ends in channel scan mode.

- A/D conversion repeat mode

For both fixed conversion channel mode and conversion channel scan mode, INTAD should be disabled when in repeat mode. Always set the INTE0AD at "000," that disables the interrupt request.

Write "0" to ADMOD <REPET> to end the repeat mode. Then, the repeat mode will be exited as soon as the conversion in progress is completed.

(7) Storing the A/D Conversion Result

The results of A/D conversion are stored in ADREG0 to ADREG3 registers for each channel. In repeat mode, the registers are updated whenever conversion ends. ADREG0 to ADREG3 are read-only registers.

(8) Reading the A/D Conversion Result

The results of A/D conversion are stored in ADREG0 to ADREG3 registers. When the contents of one of ADREG0 to ADREG3 registers are read, ADMOD <EOCF> will be cleared to "0".

Setting example: When the analog input voltage of the AN3 pin is A/D converted and the result is stored in the memory address FF10H by A/D interrupt INTAD routine.

Main setting

INTE0AD	←	1	1	0	0	-	-	-	-	Enable INTAD and sets interrupt level 4.
ADMOD	←	x	x	0	0	0	1	1	1	Specify AN3 pin as an analog input channel and starts A/D conversion in high speed mode.

INTAD routine

WA	←	ADREG3								Read ADREG3L and ADREG3H values and writes to WA (16 bit).
WA	>	>	6							Right-shifts WA six times and writes 0 in upper bits.
(00FF10H)	←	WA								Writes contents of WA in memory at FF10H.

When the analog input voltage of AN0 ~ AN2 pins is A/D converted in high speed conversion channel scan repeat mode.

INTE0AD	←	1	0	0	-	-	-	-	-	Disable INTAD.
ADMOD	←	x	x	1	1	0	1	1	0	Start the A/D conversion of analog input channels AN0 ~ AN2 in the high-speed scan repeat mode.

Note: x; don't care -; no change

3.13 Watchdog Timer (Runaway Detecting Timer)

The TMP96C081F is containing watchdog timer of Runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the

watchdog timer detects a malfunction, it generates a non-maskable interrupt to notify the CPU of the malfunction, and outputs 0 externally from watchdog timer out pin WDTOUT to notify the peripheral devices of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

3.13.1 Configuration

Figure 3.13 (1) shows the block diagram of the watchdog timer (WDT).




Figure 3.13 (1). Block Diagram of Watchdog Timer

The watchdog timer is a 22-stage binary counter which uses ϕ ($f_c/2$) as the input clock. There are four outputs from the binary counter: $2^{16}/f_c$, $2^{18}/f_c$, $2^{20}/f_c$, and $2^{22}/f_c$. Selecting one of the outputs with the WDMOD register generates a watchdog interrupt, and outputs watchdog timer out when an overflow occurs.

Since the watchdog timer out pin ($\overline{\text{WDTOUT}}$) outputs "0" due to a watchdog timer overflow, the peripheral devices can

be reset. The watchdog timer out pin is set to 1 by clearing the watchdog timer (by writing a clear code 4EH in the WDCR register). In other words, the $\overline{\text{WDTOUT}}$ keeps outputting "0" until the clear code is written.

The watchdog timer out pin can also be connected to the reset pin internally. In this case, the watchdog timer out pin ($\overline{\text{WDTOUT}}$) outputs 0 at 8 to 20 states (800ns to 2.0 μ s @ 20MHz) and resets itself.




Figure 3.13 (2). Normal Mode




Figure 3.13 (3). Reset Mode

3.13.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

(1) Watchdog Timer Mode Register (WDMOD)

- ① Setting the detecting time of watchdog timer <WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD <WDTP1, 0> = 00 when reset, and therefore $2^{16}/f_c$ is set. (The number of states is approximately 32,768).

- ② Watchdog timer enable/disable control register <WDTE>

When reset, WDMOD <WDTE> is initialized to "1" enable the watchdog timer.

- Disable control

WDMOD	←	0	-	-	-	-	-	x	x
WDCR	←	1	0	1	1	0	0	0	1

Clear WDMOD <WDTE> to "0".

Write the disable code (B1H).

- Enable control
Set WDMOD <WDTE> to "1".

To disable, it is necessary to clear this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return from the disable state to enable state by merely setting <WDTE> to "1".

- ③ Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with $\overline{\text{RESET}}$ terminal, internally. Since WDMOD <RESCR> is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear the binary counter of the watchdog timer function.

- Watchdog timer clear control
The binary counter can be cleared and resume counting by writing clear code (4EH) into the WDCR register.

WDCR	←	0	1	0	0	1	1	1	0
------	---	---	---	---	---	---	---	---	---

Write the clear code (4EH).




Figure 3.13 (4). Watchdog Timer Mode Register




Figure 3.13 (5). Watchdog Timer Control Register

3.13.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set in the WDMOD <WDTP1, 0> register and outputs a low level signal. The watchdog timer must be zero-cleared by software before an INTWD interrupt is generated. If the CPU malfunctions (runaway) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter overflows and an INTWD interrupt is generated. The CPU detects malfunction (runaway) due to the INTWD Interrupt and it is possible to return to normal oper-

ation by an anti-malfunction program. By connecting the watchdog timer out pin to peripheral devices' resets, a CPU malfunction can also be acknowledged to other devices.

The watchdog timer restarts operation immediately after resetting is released.

The watchdog timer stops its operation in the IDLE and STOP modes.

The watchdog timer stops when a bus is released or internal DMAC is operating.

Example:

- ① Clear the binary counter

WDCR ← 0 1 0 0 1 1 1 0 Write clear code (4EH).

- ② Set the watchdog timer detecting time to $2^{18}/f_c$

WDMOD ← 1 0 1 - - - x x

- ③ Disable the watchdog timer

WDMOD ← 0 - - - - - x x Clear WDTE to "0".
 WDCR ← 1 0 1 1 0 0 0 1 Write disable code (B1H).

- ④ Set IDLE mode

WDMOD ← 0 - - - 1 0 x x Disables WDT and sets IDLE mode.
 WDCR ← 1 0 1 1 0 0 0 1
 Executes HALT command Set the standby mode

- ⑤ Set the STOP mode (warming up time: $2^{16}/f_c$)

WDMOD ← - - - 1 0 1 x x Set the STOP mode.
 Executes HALT command Execute HALT instruction. Set the standby mode.

3.14 Direct Memory Access Controller (DMAC)

3.14.1 Outline

The Direct Memory Access Controller (DMAC) is a peripheral circuit used to directly access memory in more than one mode. The DMAC enables direct data transfer between the internal and the external I/Os of the TMP96C081 without interfering with the CPU operation, thus contributing to system efficiency.

The DMAC has four independent built-in channels. Programmable channel control registers support three transfer modes and two address specification methods. Auto-initialization is also supported. This enables repeated DMA transfers, by automatically returning the values previously set in the registers at the completion of one data transfer.

Also supported are:

- increment/decrement of transfer source and destination address
- accesses necessary for the DMAC built into the MCU, such as access to fixed addresses and access in I/O mode (see 3.14.4 (4) Address specification).

Channels have the following capabilities:

maximum number of transfer blocks: 64K words
 maximum address area: 16M bytes

3.14.2 Features

- Four independent DMA channels
- Transfer speed at 20MHz:
 - Single address transfer:
 - external memory → external I/O, 5M bytes (words)/s
 - external memory → internal I/O, 5M bytes/s
 - internal memory → external I/O, 3.3M bytes/s
 - Dual address transfer:
 - 8 → 8 or 16 → 16 bit transfer, 2.5M bytes (word)/s
 - 8 → 16 or 16 → 8 bit transfer, 3.3 M bytes (word)/s
- Three transfer modes; byte, demand, and continuous
- Transfer between memories or between memories and I/Os
- Independent auto-initialization for each channel
- Programmable address increment/decrement/fixd I/O mode
- Control of enable/disable for each DMA request
- Three methods of ending transfers: completion of specified number of transfers, end of process by external circuit, and data match detect
- DMA request by software
- Report of transfer end to CPU by interrupt
- Channel priority can be rotated
- Transfer between ROM and RAM in different bus sizes

3.14.3 Circuit Configuration and Related Pins

The circuit configuration

Note: An asterisk* next to the pin name represents a channel number.

- (1) \overline{DREQ}^*
Input pin used for DMA start requested by an external circuit.
- (2) \overline{DACK}^*
Output pin used respond to DMA start requested by an external circuit.
- (3) TC*
Output signal pin used to indicate DMA completion. The specified number of DMA transfers in response to a DMA request is ended.
- (4) \overline{EOP}^*
Input pin used to request DMA transfer ended by an external circuit.
- (5) AEN*
Output signal used to externally notify DMA in operation.
- (6) \overline{IORD}^*
Read signal used for external I/Os.
- (7) \overline{IOWR}^*
Write signal used for external I/Os.




Figure 3.14 (1). DMAC Block

3.14.4 DMA Operation

This section describes address specification methods, transfer modes, start/stop methods, and interrupt generation.

(1) Address Specification Methods

- Single address transfer

1-byte or 1-word transfer in 1-bus cycle. Simultaneous read and write from/to memories and internal/external peripheral circuits. When an internal peripheral circuit is accessed, a wait may automatically be inserted to adjust the clock phase. Note that single address transfer is enabled only for SIO0, SIO1, and A/D among internal peripheral circuits.




Figure 3.14 (1). Single Address Transfer Timing

Note: CLK output is not necessarily the same as the above phase.




Figure 3.14 (2). Single Address Transfer Timing

Note: CLK output is not necessarily the same as the above phase.




Figure 3.14 (3). Single Address Transfer Timing

Note: CLK output is not necessarily the same as the above phase.

- Dual address transfer

1-byte or 1-word transfer in 2-bus cycle consisting of read and write cycles. When an internal peripheral circuit is accessed, a wait may automatically be inserted to adjust the clock phase.

Note that $\overline{DACK0}$ to $\overline{DACK3}$ signals are output only when \overline{DACK} output is enabled. For details, see (10) \overline{DACK} output enable bit.




Figure 3.14 (4). Dual Address Transfer Timing




Figure 3.14 (5). Dual Address Transfer Timing




Figure 3.14 (6). Dual Address Transfer Timing

(2) Transfer Modes

The DMAC supports the following three transfer modes.

- Byte mode

In this mode, bus mastership is released after each transfer in response to a DMA request and when $\overline{\text{DREQ}}$ (DMA request input) is sensed. If $\overline{\text{DREQ}}$ is active, bus mastership is re-captured to resume DMA transfer; if $\overline{\text{DREQ}}$ is inactive, DMA transfer ends.

- Continue mode

In this mode, the specified number of DMA transfers is executed by one DMA request.

- Demand mode

In this mode, DMA transfers continue as long as $\overline{\text{DREQ}}$ by one DMA request. Transfer ends when $\overline{\text{DREQ}}$ becomes inactive.

(Note) When starting DMA transfer using a built-in peripheral circuit which can be connected internally, the $\overline{\text{DREQ}}$ detect method (pulse or level) must be set depending on the output waveform of the interrupt signal to be connected.

(3) DMA Transfer Start and Stop Methods

- Start

The DMAC can be started using any of the following three methods:

1. $\overline{\text{DREQ}}$ input by external peripheral circuit
Inputting $\overline{\text{DREQ}}$ to the external $\overline{\text{DREQ}}$ pin corresponding to a channel starts DMA transfer.
2. $\overline{\text{DREQ}}$ input by internal peripheral circuit
Selecting the internal $\overline{\text{DREQ}}$ input corresponding to a channel and ending the anticipated operation starts DMA transfer.
3. Software request
Setting the DSREQ* DMA start request bit in the DMACR* command register for a channel starts transfer.

- Stop

The DMAC can be stopped in any of the following three methods:

1. Completion of a set number of DMA transfers (terminal count: TC)
When the number of data transfers set in the count register for a channel is completed, the DMAC releases bus mastership and outputs the TC signal. Interrupt generation and setting the TC* (* = channel number) bit in the status register notify the CPU of DMAC stop.
2. End of process signal input by external circuit (End of process: EOP)
Inputting the EOP signal to a channel in DMA transfer ends transfer and releases bus mastership. Interrupt generation and setting the EOP* (* = channel number) bit in the status register notify the CPU of DMAC stop.
3. Data match detected (match: MATCH)
Detecting a match between the data set in the match register for a channel and the data to be transferred ends transfer. Interrupt generation and setting the MAT* (* = channel number) bit in the status register notify the CPU of DMAC stop.

(4) DMA Transfer Start and Stop Methods

The DMAC supports four methods for updating the transfer source and destination address:

1. Fixed mode:
Used to access address set in the transfer source and destination address registers.
2. Increment mode:
Used to sequentially increment addresses set in the transfer source and destination address registers: DMASAA/B/C* and DMADAA/B/C (* = channel number).
3. Decrement mode:
Used to sequentially decrement addresses set in the transfer source and destination address registers: DMASAA/B/C* and DMADAA/B/C (* = channel number).
4. I/O mode:
Used to access 2-byte data repeatedly. Useful for accessing internal peripheral circuits




Figure 3.14 (5). Example: Setting Transfer Source Address Update Method to I/O Mode

(5) Transfer Error Generation

The DMAC can notify the CPU that a transfer is accepted by setting 0 in the count register. When 0 is set in the count register, accepting a transfer request causes an error to occur in the DMAC. In this case, the DMAC does not perform DMA transfer. It generates an interrupt and sets the ERR* bit (* = channel) in the status register. After an error occurred in the DMAC, DMA transfer can be enabled by the following steps:

- (1) set a value other than 0 in the count register.
- (2) reset the error bit in the status register.
- (3) set the DMA enable bit.

However, if the DMA request source disappears during step (1) to (3), DMA transfer will not be performed.

(6) Auto-initialization

When DMA transfer stops (explained in (3), DMA transfer start and stop methods), and RLD*, the auto-initialization bit in the DMACR* command register for a channel is set, the pre-transfer data is returned to the registers. One of the advantages of auto-initialization is that it eliminates the need to set the DMA control registers when the same address is repeatedly accessed. Auto-initialization is used for count registers, and trans-

fer source and destination address registers.

Usually, the DMAEN* bit in the DMACR* command register is cleared after a channel ends transfer. However, if RLD is set and DMA transfer stops due to interrupt disable (set in the DMACR command register), the DMAEN* bit will not be cleared. In this case, when a DMA request is generated, DMA transfer restarts without setting DMA enable again.

(7) Channel Priority Setting

The DMAC supports the following two methods for setting channel priority. Priority is set in the PRI bit of the DMAMODA3 mode A register.

1. Fixed method
Used to assign fixed priorities to four channels. Channel 0 has the highest priority: next highest is channel 1, then channel 2, and channel 3 has the lowest priority.
2. Rotate mode
Used to change the priorities of four channels. In this mode, when DMA transfer ends for a channel, the priority of that channel becomes the lowest, then the next channel has the highest priority.

(8) Interrupt Generation

The DMAC can notify the CPU of an event such as transfer end by generating an interrupt. The DMAC supports the following four interrupt sources. It can set interrupt generation enable/disable using the DMACR* (* = channel number) command register.

1. Match (MATCH)

Data set in the match register matched the data being transferred.

2. Terminal count (TC)

Number of transfers set in the count register has ended.

3. End of process (EOP)

Transfer ended by end of process input externally.

4. Error (ERROR)

DMA start request is generated with 0s in the count register and an error has occurred in the corresponding channel.

When an interrupt is generated, this is reflected in the DMAST* status register. Thus, writing 1 in DMAST* clears the status.

(9) DACK Output Enable Bit

Bit 7 in the DMACR* command register for channels 0 to 2 is used to set whether to send a response (DACK) when a DMA request (DREQ) is input to a channel. DACK signal output can be classified as shown in the table below, depending on the combination of address specification method and transfer mode.

Bit 7 in the DMAC3* command register for channel 3 is used to set DMAC channel priority. Thus, DACK signal output cannot be set for channel 3. Instead, channel 3 supports DACK output using 0 set in bit 7 of other channels.

Table 3.14 (7) DAMC Register Setting and Address and DACK Output

DMA start source	DACK output select MODA bit7	MIO/IOM MODA bit3	Sng/Dua1 MODA bit2	Internal connection /no connection MODB bit4	Output address	Internal DACK address	External DACK output
	0 : no output 1 : output	0 : IO → M 1 : M → IO	0 : Dual 1 : Sngl	0 : no connection 1 : connection	SA : Transfer source DA : destination	○ : output	○ : output
External DREQ	0	0	0	0	SA/DA	x	x
	1	0	0	0	SA/DA	x	○
	0	0	1	0	DA	x	○
	1	0	1	0	DA	x	○
	0	1	0	0	SA/DA	x	x
	1	1	0	0	SA/DA	x	○
	0	1	1	0	SA	x	○
Internal DREQ	0	0	0	1	SA/DA	x	x
	1	0	0	1	SA/DA	x	○
	0	0	1	1	DA	○	x
	1	0	1	1	DA	○	○
	0	1	0	1	SA/DA	x	x
	1	1	0	1	SA/DA	x	○
	0	1	1	1	SA	○	x
Software request	0	0	0	0	SA/DA	x	x
	1	0	0	0	SA/DA	x	○
	0	0	1	0	DA	x	○
	1	0	1	0	DA	x	○
	0	1	0	0	SA/DA	x	x
	1	1	0	0	SA/DA	x	○
	0	1	1	0	SA	x	○
	1	1	1	0	SA	x	○

- Notes :
- Internal DREQ signal is used by the peripheral circuit specified by bits 7 to 5 in the mode B register. Internal DACK signal is only output at SIO0 send request, SIO0 receive request, SIO1 send request, SIO1 receive request, and A/D conversion end.
 - To start the DMA by an external \overline{DREQ} or software request, set the internal connect bit (bit 4 in the mode B register) to 0.
 - Do not set <PAFC> for \overline{DREQ} function with software request start.

3.14.5 DMAC Control Registers

The TMP96C081F has four built-in independent channels, each of which has 14 registers belonging to eight register groups. Channel functions are almost the same. Channel-specific functions specific to channels are also explained below.

When setting the following (1) to (8) registers, the TMP96C081F must be in DMA disable state (bit DMAEN* in the DMACR* command register = 0).

- (1) Source Address Register, Common to All Channels
(*: channel number)

Used to specify the start address of the data transferred by the DMAC, and memory-mapped I/O register addresses. To transfer 16-bit data, specify even-numbered addresses.

DMASAA* (Transfer source address : lower 8 bits)

Register name	B7	B6	B5	B4	B3	B2	B1	B0
DMASAA*	SA07*	SA06*	SA05*	SA04*	SA03*	SA02*	SA01*	SA00*

DMASAB* (Transfer source address : middle 8 bits)

Register name	B7	B6	B5	B4	B3	B2	B1	B0
DMASAB*	SA15*	SA14*	SA13*	SA12*	SA11*	SA10*	SA09*	SA08*

DMASAC* (Transfer source address : upper 8 bits)

Register name	B7	B6	B5	B4	B3	B2	B1	B0
DMASAC*	SA23*	SA22*	SA21*	SA20*	SA19*	SA18*	SA17*	SA16*

- (2) Destination Address Register, Common to All Channels
(* = Channel Number)

Used to specify the transfer destination address. To transfer 16-bit data, specify even-numbered addresses.

DMADAA* (Transfer destination address : lower 8 bits)

Register name	B7	B6	B5	B4	B3	B2	B1	B0
DMADAA*	DA07*	DA06*	DA05*	DA04*	DA03*	DA02*	DA01*	DA00*

DMADAB* (Transfer destination address : middle 8 bits)

Register name	B7	B6	B5	B4	B3	B2	B1	B0
DMADAB*	DA15*	DA14*	DA13*	DA12*	DA11*	DA10*	DA09*	DA08*

DMADAC* (Transfer destination address : upper 8 bits)

Register name	B7	B6	B5	B4	B3	B2	B1	B0
DMADAC*	DA23*	DA22*	DA21*	DA20*	DA19*	DA18*	DA17*	DA16*

- (3) Count Register, Common to All Channels (* = Channel Number)

Used to specify the number of bytes for 8-bit DMA

transfer or the number of words for 16-bit DMA transfer. If the data width of the transfer source differs from the transfer destination, the data width of the transfer source is used for counting data.

DMACTA* (Count register : lower 8 bits)

Register name	B7	B6	B5	B4	B3	B2	B1	B0
DMACTA*	CT07*	CT06*	CT05*	CT04*	CT03*	CT02*	CT01*	CT00*

DMACTB* (Count register : upper 8 bits)

Register name	B7	B6	B5	B4	B3	B2	B1	B0
DMACTB*	CT15*	CT14*	CT13*	CT12*	CT11*	CT10*	CT09*	CT08*

- (4) Match Register, Common to All Channels (* = Channel Number)

Used to specify data for stopping DMA transfer if the specified data is accessed during DMA transfer. For 8-

bit to 8-bit transfer, the upper 8-bits are not compared but ignored.

If the data width of the transfer source differs from the transfer destination, the data width of the transfer source is used for counting data.

DMAMAA* (Match data : lower 8 bits)

Register name	B7	B6	B5	B4	B3	B2	B1	B0
DMAMAA*	MA07*	MA06*	MA05*	MA04*	MA03*	MA02*	MA01*	MA00*


DMAMAB* (Match data : upper 8 bits)

Register name	B7	B6	B5	B4	B3	B2	B1	B0
DMAMAB*	MA15*	MA14*	MA13*	MA12*	MA11*	MA10*	MA09*	MA08*


- (5) Mode Register A, Common to Channels 0 to 2; Excluding Channel 3

Used to specify transfer mode, data width, and transfer direction. With channels 0 to 2, bit 7 is used to specify

whether to output DACK to request source at DMA transfer by an external DREQ. With channel 3, bit 7 is used to specify channel priority specification method for the DMAC; that is, DACK output cannot be set.



(Note1) The DIR* bit is significant only when single address transfer is specified in the SD* bit below.
 (Note2) Operations depend on transfer mode. For details, see Table 3.14 (7), DMAC register setting and address/DACK output.
 (Note3) Set the transfer source and destination data widths to same as those in the CS/w controller. When transferring data to/from internal memory mapped I/O (including internal I/O in single address transfer). Set the transfer data width to 8bits.
 (Note4) Set the transfer source and destination data widths to same as those when single address transfer is specified.




(Note1) The DIR* bit is significant only when single address transfer is specified in the SD bit below.

(Note2) Set the transfer source and destination data widths to same as those in the CS/W controller. When transferring data to/from internal memory mapped I/O (including internal I/O in single address transfer), set the transfer data width to 8bits.

(6) Mode Register B, Common to All Channels

internal I/O and DMA start request; also, the method for updating transfer source and destination address.

Used to control connection between the TMP96C081




(Note) For a request by pulse, set the LV* bit in the DMAMODA* register to 1; for a request by level, to 0. Since DACK for A/D conversion end is connected to CH0, use CH0 for DMA transfer. AN0 and AN4 of A/D converter, use AN0 or AN4 for DMA transfer. (selectable using AD85 register)

(7) Command Register, Common to All Channels

tion, or software request.

Used to control interrupt enable/disable, auto-initializa-



(Note) When auto-initialization is set, start of auto-initialization can be selected depending on the interrupt source. (More than one interrupt source can be specified)
 For interrupt source for which auto-initialization is enabled, to disable interrupts, sets 0s in bits 7 to 4 in the DMACR* ;
 for interrupt source for which auto-initialization is disabled, to enable interrupts, set 1s.

- (8) Status Register B, Common to All Channels
(* = Channel Number)

Used to display DMA stop source or error generation, or whether there are any sources held for internal/external DREQs.

Writing 1 in the EOP*, MAT*, TC*, or ERR* bit clears the DMA transfer stop source. Once EN* bit is latched, it is held until the status is cleared or reset. When \overline{DREQ} is detected by level (by setting the LV bit in the mode A* register), the EN* bit must be cleared in order to determine the current DMA request before the status register.

	B7	B6	B5	B4	B3	B2	B1	B0
DMACR*				EN*	EOP*	MAT*	TC*	ERR*
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
Function				Displays whether DMA start source is held 0: Start source not held 1: Start source held	Displays whether DMA transfer stop source is generated 0: Stop source not generated 1: Stop source generated			Displays whether error is generated 0: Error not generated 1: Error generated

* (Write function is available only in bit clear mode)

Displays whether error is generated

0	Disables DMAE start
1	Enable DMAE start

Displays whether DMA transfer stop source is generated

0	Stop source not generated
1	Stop source generated

Displays whether DMA start source is held

0	Error not generated
1	Error generated

(Note) This bit does not influence software requests.

Examples of program settings using DMAC

(a) Initial setting

LD	SP	, 0200H	Sets stack pointer to 200H
MAX			Sets maximum mode
LD	(B1CSL)	, 93H	$\overline{CS}/\overline{CAS}$ ENABLE, 8bit Bus & 0 wait
LD	(B1CSH)	, 00H	Addresses 100H to 7FFFH
LD	(P4CR)	, 1FH	output set
LD	(P4FC)	, 1FH	$\overline{CS}/\overline{CAS}$ set
LD	(P10CR)	, 02H	output set
LD	(P10FC)	, 03H	$\overline{DACK0}$, $\overline{DREQ0}$ set
LD	(P11CR)	, 10H	output set
LD	(P11FC)	, 1FH	\overline{IORD} , \overline{IOWR} , $\overline{TC EOP}$, AEN set
LD	(INTDMA0)	, 06H	Sets DMAC ch0 interrupt request level to 6
EI	6		Sets CPU interrupt receive level to 6

(b) Single address transfer start at completion of SIOOTx

	MSB		LSB		
	7	6	5	4 3 2 1 0	
DMASAA0	+ X	X	X	X X X X X X	} Sets transfer source address
DMASAB0	+ X	X	X	X X X X X X	
DMASAC0	+ X	X	X	X X X X X X	
DMACTA0	+ X	X	X	X X X X X X	} Sets number of transfers
DMACTB0	+ X	X	X	X X X X X X	
DMAMA0	+ X	X	X	X X X X X X	
DMAMAB0	+ X	X	X	X X X X X X	} Sets data to be mached
DMAMODEA0	+ X	1	0	0 1 1 0 0	
DMAMODEB0	+ 0	0	0	1 0 0 1 0	Pulse detect, transfer source : 8 bits → transfer destination : 8 bits, memory → I/O, single address transfer, byte mode
DMACR0	+ X	X	X	X X X 0 X	Requests at completion of SIOOTx Does not set software request

(c) Single address transfer at completion of A/D conversion and continue mode start

	MSB	7	6	5	4	3	2	1	0	LSB	
DMADAA0	←	X	X	X	X	X	X	X	X	X	} Sets transfer source address
DMADAB0	←	X	X	X	X	X	X	X	X		
DMADAC0	←	X	X	X	X	X	X	X	X		
DMACTA0	←	0	0	0	0	0	0	1	0		} Sets number of transfers to 2
DMACTB0	←	0	0	0	0	0	0	0	0		
DMAMAA0	←	X	X	X	X	X	X	X	X		} Sets data to be matched
DMAMAB0	←	X	X	X	X	X	X	X	X		
DMAMODEA0	←	X	0	0	0	0	1	0	1		Level detect, transfer source : 8 bits → transfer destination : 8 bits, I/O → memory, single address transfer, continue mode
DMAMODEB0	←	1	0	0	1	0	0	0	1		Requests at completion of A/D conversion
DMACR0	←	X	X	X	X	X	0	0	X		Does not set software request

(d) Dual address transfer at completion of A/D conversion and continue mode start (update method : I/O mode)

	MSB	7	6	5	4	3	2	1	0	LSB	
DMASAA0	←	0	1	1	0	0	0	0	0		} Sets A/D register address
DMASAB0	←	0	0	0	0	0	0	0	0		
DMASAC0	←	0	0	0	0	0	0	0	0		
DMADAA0	←	X	X	X	X	X	X	X	X		} Sets transfer destination address
DMADAB0	←	X	X	X	X	X	X	X	X		
DMADAC0	←	X	X	X	X	X	X	X	X		
DMACTA0	←	0	0	0	0	0	0	1	0		} Sets number of transfers to 2. (Even number must be set because ADREG04L and ADREG04H must be read in two bytes.)
DMACTB0	←	0	0	0	0	0	0	0	0		
DMAMAA0	←	X	X	X	X	X	X	X	X		} Sets data to be matched
DMAMAB0	←	X	X	X	X	X	X	X	X		
DMAMODEA0	←	X	0	0	0	X	0	0	1		Level detect, transfer source : 8 bits → transfer destination : 8 bits, dual address transfer, continue mode
DMAMODEB0	←	1	0	0	1	X	X	1	1		Requests at completion of A/D conversion. Transfer source : I/O mode
DMACR0	←	X	X	X	X	X	0	0	X		Does not set software request

(e) DMA start at 16-bit timer 4 time out, and overwrite of timer register

Dual address transfer, transfer source : 16 bits → transfer destination : 8 bits


Note : In this case, CS at the transfer source must be set to 16 bits.



	MSB	7	6	5	4	3	2	1	0	LSB	
DMASAA0	←	X	X	X	X	X	X	X	X	X	} Sets transfer source address
DMASAB0	←	X	X	X	X	X	X	X	X		
DMASAC0	←	X	X	X	X	X	X	X	X		
DMADAA0	←	0	0	1	1	0	0	0	0	0	} Sets timer register address
DMADAB0	←	0	0	0	0	0	0	0	0		
DMADAC0	←	0	0	0	0	0	0	0	0		
DMACTA0	←	X	X	X	X	X	X	X	X	X	} Sets number of transfers
DMACTB0	←	X	X	X	X	X	X	X	X		
DMAMAA0	←	X	X	X	X	X	X	X	X		
DMAMAB0	←	X	X	X	X	X	X	X	X	X	} Sets data to be matched
DMAMODEA0	←	X	1	1	1	X	0	0	0		
DMAMODEB0	←	1	1	1	1	1	1	0	1		} Starts at 16-bit timer 4 time out. Transfer source : I/O mode Transfer destination : increment mode
DMACRO	←	X	X	X	X	X	0	X	X		


DMA Cycle Timing



When bus cycle return to CPU cycle from DMA cycle, 2

state dummy cycle may insert to bus cycle.












MATCH (second byte is used for match) : single address transfer




MATCH (second byte is used for match) : dual address transfer




Auto initialization (TC = 1 or 2, match or no match): single address transfer




Auto initialization (TC = 1): dual address transfer







Priority order when transferring in byte mode (① Rotate mode, ② Fixed mode)



Priority order when transferring in demand and continue mode (Auto initialization ① Rotate, ② Fixed mode, when TC = 1)




Priority order between $\overline{\text{BUSRQ}}$ and $\overline{\text{DREQ}}$ when transferring in byte mode




If $\overline{\text{BUSRQ}}$ and $\overline{\text{DREQ}}$ are generated at sampling, $\overline{\text{BUSRQ}}$ has the priority over $\overline{\text{DREQ}}$

Priority order between $\overline{\text{BUSRQ}}$ and $\overline{\text{DREQ}}$ when transferring in demand or continue mode



Priority order between $\overline{\text{BUSRQ}}$ and other channel's $\overline{\text{DREQ}}$ when transferring DMA



Because other channel's $\overline{\text{DREQ}}$ is sampled at the DMA last transfer cycle, $\overline{\text{BUSRQ}}$ has the priority even if $\overline{\text{BUSRQ}}$ is generated after other channel's $\overline{\text{DREQ}}$ is generated.

4. Electrical Characteristics

4.1 Absolute Maximum (TMP96C081F)

Symbol	Parameter	Rating	Unit
V_{CC}	Power Supply Voltage	-0.5 ~ 6.5	V
V_{IN}	Input Voltage	-0.5 ~ $V_{CC} + 0.5$	V
ΣI_{OL}	Output Current (total)	100	mA
ΣI_{OH}	Output Current (total)	-100	mA
PD	Power Dissipation ($T_a = 70^\circ\text{C}$)	600	mW
T SOLDER	Soldering Temperature (10s)	260	$^\circ\text{C}$
T STG	Storage Temperature	-65 ~ 150	$^\circ\text{C}$
T OPR	Operating Temperature	-20 ~ 70	$^\circ\text{C}$

4.2 DC Characteristics (TMP96C081F)

$V_{cc} = 5V \pm 10\%$, $T_a = -20 \sim 70^\circ C$ (Typical values are for $T_a = 25^\circ C$ and $V_{cc} = 5V$)

Symbol	Parameter	Min	Max	Unit	Test Condition
V IL	Input Low Voltage (AD0-15)	-0.3	0.8	V	
V IL1	P2, P3, P4, P5, P6, P7, P8, P9, PA, PB	-0.3	$0.3V_{cc}$	V	
V IL2	RESET, NMI, INTO (P87)	-0.3	$0.25V_{cc}$	V	
V IL3	AM8/T6	-0.3	0.3	V	
V IL4	X1	-0.3	$0.2V_{cc}$	V	
V IH	Input High Voltage (AD0 - 15)	2.2	$V_{cc} + 0.3$	V	
V IH1	P2, P3, P4, P5, P6, P7, P8, P9, PA, PB	$0.7V_{cc}$	$V_{cc} + 0.3$	V	
V IH2	RESET, NMI, INTO (P87)	$0.75V_{cc}$	$V_{cc} + 0.3$	V	
V IH3	AM8/T6	$V_{cc} - 0.3$	$V_{cc} + 0.3$	V	
V IH4	X1	$0.8V_{cc}$	$V_{cc} + 0.3$	V	
V OL	Output Low Voltage		0.45	V	IOL = 1.6mA
V OH	Output High Voltage	2.4		V	IOH = -400µA
V OH1		$0.75V_{cc}$		V	IOH = -100µA
V OH2		$0.9V_{cc}$		V	IOH = -20µA
I DAR	Darlington Drive Current (8 Output Pins max.)	-1.0	-3.5	mA	V EXT = 1.5V R EXT = 1.1kΩ
I LI	Input Leakage Current	0.02 (Typ)	±5	µA	$0.0 \leq V_{in} \leq V_{cc}$
I LO	Output Leakage Current	0.05 (Typ)	±10	µA	$0.2 \leq V_{in} \leq V_{cc} - 0.2$
I cc	Operating Current (RUN)	26 (Typ)	50	mA	fosc = 16MHz
	IDLE	1.7 (Typ)	10	mA	
	STOP (Ta = -20 ~ 70°C)	0.2 (Typ)	50	µA	$0.2 \leq V_{in} \leq V_{cc} - 0.2$
V STOP	STOP (Ta = 0 ~ 50°C)		10	µA	$0.2 \leq V_{in} \leq V_{cc} - 0.2$
	Power Down Voltage (@STOP, RAM Back up)	2.0	6.0	V	V IL2 = $0.2V_{cc}$, V IH2 = $0.8V_{cc}$
R RST	RESET Pull Up Register	50	150	KΩ	
C IO	Pin Capacitance		10	pF	tosc = 1MHz
V TH	Schmitt Width RESET, NMI, INTO (P87)	0.4	1.0 (Typ)	V	
R K	Pull Down/Up Register	50	150	KΩ	

Note: I-DAR is guaranteed for a total of up to 8 ports.


4.3 AC Electrical Characteristics (TMP96C081F) $V_{CC} = 5V \pm 10\%$, $T_a = -20 \sim 70^\circ C$ (4MHz ~ 20MHz)

No.	Symbol	Parameter	Variable		16MHz		20MHz		Unit
			Min	Max	Min	Max	Min	Max	
1	t_{OSC}	Osc. Period (= x)	62.5	250	62.5		50		ns
2	t_{CLK}	CLK width	2x - 40		85		60		ns
3	t_{AK}	A0 - 23 Valid → CLK Hold	0.5x - 20		11		5		ns
4	t_{KA}	CLK Valid → A0 - 23 Hold	1.5x - 70		24		5		ns
5	t_{AL}	A0-15 Valid → ALE fall	0.5x - 15		16		10		ns
6	t_{LA}	ALE fall → A0 - 15 Hold	0.5x - 15		16		10		ns
7	t_{LL}	ALE High width	x - 40		23		10		ns
8	t_{LC}	ALE fall → $\overline{RD}/\overline{WR}$ fall	0.5x - 30		1		-5		ns
9	t_{CL}	$\overline{RD}/\overline{WR}$ rise → ALE rise	0.5x - 20		11		5		ns
10	t_{ACL}	A0 - 15 Valid → $\overline{RD}/\overline{WR}$ fall	x - 25		38		25		ns
11	t_{ACH}	A0 - 23 Valid → $\overline{RD}/\overline{WR}$ fall	1.5x - 50		44		25		ns
12	t_{CA}	$\overline{RD}/\overline{WR}$ rise → A0 - 23 Hold	0.5x - 20		11		5		ns
13	t_{ADL}	A0 - 15 Valid → D0 - 15 input		3.0x - 45		143		105	ns
14	t_{ADH}	A0 - 23 Valid → D0 - 15 input		3.5x - 65		154		110	ns
15	t_{RD}	\overline{RD} fall → D0 - 15 input		2.0x - 50		75		50	ns
16	t_{RR}	\overline{RD} Low width	2.0x - 40		85		60		ns
17	t_{HR}	\overline{RD} rise → D0 - 15 Hold	0		0		0		ns
18	t_{RAE}	\overline{RD} rise → A0 - 15 output	x - 15		48		35		ns
19	t_{WW}	\overline{WR} Low width	2.0x - 40		85		60		ns
20	t_{DW}	D0 - 15 Valid → \overline{WR} rise	2.0x - 50		75		50		ns
21	t_{WD}	\overline{WR} rise → D0 - 15 Hold	0.5x - 10		21		15		ns
22	t_{AEH}	A0 - 23 Valid → WAIT input (1WAIT + n mode)		3.5x - 90		129		85	ns
23	t_{AWL}	A0 - 15 Valid → WAIT input (1WAIT + n mode)		3.0x - 80		108		70	ns
24	t_{CW}	$\overline{RD}/\overline{WR}$ fall → WAIT Hold (1WAIT + n mode)	2.0x + 0		125		100		ns
25	t_{APH}	A0 - 23 Valid → PORT input		2.5x - 120		80		36	ns
26	t_{APH2}	A0 - 23 Valid → PORT Hold	2.5x + 50		206		175		ns
27	t_{CP}	\overline{WR} rise → PORT Valid		200		200		200	ns
28	t_{ASRH}	A0 - 23 Valid → \overline{RAS} fall	1.0x - 40		23		10		ns
29	t_{ASRL}	A0 - 15 Valid → \overline{RAS} fall	0.5x - 15		16		10		ns
30	t_{RAC}	\overline{RAS} fall → D0 - 15 input		2.5x - 70		130		86	ns
31	t_{RAH}	\overline{RAS} fall → A0 - 15 Hold	0.5x - 15		16		10		ns
32	t_{RAS}	\overline{RAS} Low width	2.0x - 40		85		60		ns
33	t_{RP}	\overline{RAS} High width	2.0x - 40		85		60		ns
34	t_{RSH}	\overline{CAS} fall → \overline{RAS} rise	1.0x - 35		28		15		ns
35	t_{RSC}	\overline{RAS} rise → \overline{CAS} rise	0.5x - 25		6		0		ns
36	t_{RCD}	\overline{RAS} fall → \overline{CAS} fall	1.0x - 40		23		10		ns
37	t_{CAC}	\overline{CAS} fall → D0 - 15 input		1.5x - 65		29		10	ns
38	t_{CAS}	\overline{CAS} Low width	1.5x - 30		64		45		ns


AC Measuring Conditions

- Output Level: High 2.2V / Low 0.8V, CL50pF
(However CL = 100pF for AD0 ~ AD15, AD0 ~ AD23, ALE, \overline{RD} , \overline{WR} , \overline{HWR} , \overline{RW} , CLK, \overline{RAS} , CAS0 ~ CAS2)
- Input Level: High 2.4V / Low 0.45V (AD0 ~ AD15)
High 0.8Vcc / Low 0.2Vcc (Except for AD0 ~ AD15)

(1) Read Cycle



(2) Write Cycle



4.3.2 Serial Channel Timing - I/O Interface Mode


V_{cc} = 5V±10% TA = -20 ~ 70°C (4MHz ~ 20MHz)

Number	Symbol	Parameter	Variable		16MHz		20MHz		Unit
			Min	Max	Min	Max	Min	Max	
1	t _{DK}	DACK valid→CLK hold	0.5x - 20		11		5		ns
2	t _{KD}	CLK valid→DACK hold	1.5x - 70		24		5		ns
3	t _{AEK}	AEN valid→CLK hold	0.5x - 20		11		5		ns
4	t _{KAE}	CLK valid→AEN hold	1.5x - 70		24		5		ns
5	t _{ILC}	ALE fall→ $\overline{\text{IORD}}/\overline{\text{IOWR}}$ fall	0.5x - 30		1		-5		ns
6	t _{DK}	$\overline{\text{IORD}}/\overline{\text{IOWR}}$ rise→ALE rise	0.5x - 20		11		5		ns
7	t _{KD}	A0 - 15 valid→ $\overline{\text{IORD}}/\overline{\text{IOWR}}$ fall	x - 25		38		25		ns
8	t _{AEK}	A0 - 23 valid→ $\overline{\text{IORD}}/\overline{\text{IOWR}}$ fall	1.5x - 20		44		25		ns
9	t _{KAE}	$\overline{\text{IORD}}/\overline{\text{IOWR}}$ rise→A0 - 23 hold	0.5x - 20		11		5		ns
10	t _{ILC}	$\overline{\text{IORD}}$ fall→D0 - 15 input		2.0x - 50		75		50	ns
11	t _{IACL}	$\overline{\text{IOWR}}$ low→pulse width	2.0x - 40		85		60		ns
12	t _{IACH}	$\overline{\text{IORD}}$ rise→D0 - 15 hold	0		0		0		ns
13	t _{IRAE}	$\overline{\text{IORD}}$ fall→A0 - 15 output	x - 15		48		35		ns
14	t _{IWW}	$\overline{\text{IOWR}}$ low→pulse width	2.0x - 40		85		60		ns

AC Measuring Conditions

- Output Level: High 2.2V /Low 0.8V, CL50pF
(However CL = 100pF for ADO ~ AD15, ADO ~ AD23, ALE, $\overline{\text{IORD}}$, $\overline{\text{IOWR}}$, CLK, AEN, $\overline{\text{DACK0}}$ ~ $\overline{\text{DACK3}}$)
- Input Level: High 2.4V /Low 0.45V (ADO ~ AD15)
High 0.8V_{cc} /Low 0.2V_{cc} (Except for ADO ~ AD15)

(1) DMA Cycle



4.4 A/D Conversion Characteristics (TMP96C081F)

$V_{CC} = 5V \pm 10\%$ $TA = -20 \sim 70^{\circ}C$

Symbol	Parameter	Min	Typ	Max	Unit
V_{REF}	Analog reference voltage	$V_{CC} - 1.5$	V_{CC}	V_{CC}	V
A_{GND}	Analog reference voltage	V_{SS}	V_{SS}	V_{SS}	
V_{AIN}	Analog input voltage range	V_{SS}		V_{CC}	
I_{REF}	Analog current for analog reference voltage		0.5	1.5	mA
Error (Quantize error of ± 0.5 LSB not included)	Total error ($TA = 25^{\circ}C, V_{CC} = V_{REF} = 5.0V$)			± 4.0	LSB
	Total error			± 6.0	

4.5 Serial Channel Timing - I/O Interface Mode

$V_{CC} = 5V \pm 10\%$ $TA = -20 \sim 70^{\circ}C$

(1) SCLK Input Mode

Symbol	Parameter	Variable		16MHz		20MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{SCY}	SCLK cycle	16x		1		0.8		μs
t_{OSS}	Output Data \rightarrow rising edge of SCLK	$t_{SCY}/2 - 5x - 50$		137		100		ns
t_{OHS}	SCLK rising edge \rightarrow output data hold	5x - 100		212		150		ns
t_{HSR}	SCLK rising edge \rightarrow input data hold	0		0		0		ns
t_{SRD}	SCLK rising edge \rightarrow effective data input			$t_{SCY} - 5x - 100$		587	450	ns

(2) SCLK Output Mode

Symbol	Parameter	Variable		16MHz		20MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{SCY}	SCLK cycle (programmable)	16x	8192x	1	512	0.8	409.6	μs
t_{OSS}	Output Data \rightarrow rising edge of SCLK	$t_{SCY} - 2x - 150$		725		550		ns
t_{OHS}	SCLK rising edge \rightarrow output data hold	2x - 80		45		20		ns
t_{HSR}	SCLK rising edge \rightarrow input data hold	0		0		0		ns
t_{SRD}	SCLK rising edge \rightarrow effective data input			$t_{SCY} - 2x - 150$		725	550	ns

4.6 Timer/Counter Input Clock (T10, T14, T15, T16, T17)

$V_{CC} = 5V \pm 10\%$ $TA = -20 \sim 70^{\circ}C$


Symbol	Parameter	Variable		16MHz		20MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{VCK}	Clock cycle	8x + 100		600		500		ns
t_{VCKL}	Low level clock pulse width	4x + 40		290		240		ns
t_{VCKH}	High level clock pulse width	4x + 40		290		240		ns

4.7 Interrupt Operation


$$V_{CC} = 5V \pm 10\% \quad T_a = -20 \sim 70^{\circ}\text{C}$$

Symbol	Parameter	Variable		16MHz		20MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{INTAL}	\overline{NMI} , INTO Low level pulse width	4x		250		200		ns
t_{INTAH}	\overline{NMI} , INTO High level pulse width	4x		250		200		ns
t_{INTBL}	INT4 ~ INT7 Low level pulse width	8x + 100		600		500		ns
t_{INTBH}	INT4 ~ INT7 High level pulse width	8x + 100		600		500		ns

4.8 Timing Chart for I/O Interface Mode



4.9 Timing Chart for Bus Request ($\overline{\text{BUSRQ}}$)/BUS Acknowledge ($\overline{\text{BUSAK}}$)



Symbol	Parameter	Variable		16MHz		20MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{BRC}	$\overline{\text{BUSRQ}}$ setup time for CLK	120		120		120		ns
t_{CBAL}	CLK \rightarrow $\overline{\text{BUSAK}}$ falling edge		$1.5x + 120$		245		220	ns
t_{CBAH}	CLK \rightarrow $\overline{\text{BUSAK}}$ rising edge		$0.5x + 40$		71		65	ns
t_{ABA}	Floating time to $\overline{\text{BUSAK}}$ fall	0	80	0	80	0	80	ns
t_{BAA}	Floating time to $\overline{\text{BUSAK}}$ rise	0	80	0	80	0	80	ns

Note 1: The Bus will be released after the WAIT request is inactive, when the $\overline{\text{BUSRQ}}$ is set to "0" during "Wait" cycle.

Note 2: The built-in programmable pull-down register is always provided.


Note 3: The built-in programmable pull-up register is always provided.

Although CS2/CAS2 pin does not have programmable pull-up register, the built-in pull-up register is always supported with a bus release.

4.10 DMAC

Number	Symbol	Parameter	Variable		16MHz		20MHz		Unit
			Min	Max	Min	Max	Min	Max	
1	t_{DRW}	\overline{DREQ} low \rightarrow Pulse width (input)	2x		250		100		ns
2	t_{DRC}	CLK valid \rightarrow \overline{DREQ} fall (input)					80		ns
3	t_{DCH}	CLK valid \rightarrow \overline{DREQ} rise (input)			0		0		ns
4	t_{DDRC}	\overline{DREQ} fall (input) \rightarrow CLK valid (Receiving \overline{DREQ} in demand mode)			0		0		ns
5	t_{DDCH}	CLK valid \rightarrow \overline{DREQ} rise (input) (Receiving \overline{DREQ} in demand mode)			0		0		ns
6	t_{DDQH}	\overline{DREQ} rise (input) \rightarrow CLK valid (Canceling \overline{DREQ} in demand mode)			0		0		ns
7	t_{DDQC}	CLK valid \rightarrow \overline{DREQ} high hold (input) (Canceling \overline{DREQ} in demand mode)			0		0		ns
8	t_{KT}	CLK valid \rightarrow TC rise (output)	x - 25		38		25		ns
9	t_{TK}	CLK valid \rightarrow TC fall (output)	1.5x - 70		24		5		ns
10	t_{EOC}	CLK valid \rightarrow \overline{EOP} fall (input)			40		40		ns
11	t_{EOH}	CLK valid \rightarrow \overline{EOP} rise (input)			0		0		ns

4.10 DMA Timing Chart



**5. Table of Special Function Registers
(SFR; Special Function Register)**

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 128-byte addresses from 000000H to 00007FH.

- (1) I/O port
- (2) I/O port control
- (3) Timer control
- (4) Pattern Generator control
- (5) Watch Dog Timer control
- (6) Serial Channel control
- (7) A/D converter control
- (8) Interrupt control
- (9) Chip Select/Wait Control

Configuration of the table

Symbol	Name	Address	7	6	5	4	3	2	1	0	
											→bit Symbol
											→Read / Write
											→Initial value after reset
											→Remarks

Table 5 I/O Register Address Map (1/2)

Address	Name	Address	Name	Address	Name	Address	Name
000000H		20H	TRUN	40H	TREG6L	60H	ADREG0L
1H		21H		41H	TREG6H	61H	ADREG0H
2H		22H	TREG0	42H	TREG7L	62H	ADREG1L
3H		23H	TREG1	43H	TREG7H	63H	ADREG1H
4H		24H	TMOD	44H	CAP3L	64H	ADREG2L
5H		25H	TFFCR	45H	CAP3H	65H	ADREG2H
6H	P2	26H	TREG2	46H	CAP4L	66H	ADREG3L
7H	P3	27H	TREG3	47H	CAP4H	67H	ADREG3H
8H	P2CR	28H	P0MOD	48H	T5MOD	68H	B0CSL
9H	P2FC	29H	P1MOD	49H	T5FFCR	69H	B1CSH
AH	P3CR	2AH	PFFCR	4AH	B4CSL	6AH	B1CSL
BH	P3FC	2BH		4BH	B4CSH	6BH	B1CSH
CH	P4	2CH		4CH	PGOREG	6CH	B2CSL
DH	P5	2DH		4DH	PG1REG	6DH	B2CSH
EH	P4CR	2EH		4EH	PG01CR	6EH	B3CSL
FH		2FH		4FH		6FH	B3CSH
10H	P4FC	30H	TREG4L	50H	SC0BUF	70H	INTE0AD
11H		31H	TREG4H	51H	SC0CR	71H	INTE45
12H	P6	32H	TREG5L	52H	SC0MOD	72H	INTE67
13H	P7	33H	TREG5H	53H	BR0CR	73H	INTET10
14H	P6CR	34H	CAP1L	54H	SC1BUF	74H	INTEPW10
15H	P7CR	35H	CAP1H	55H	SC1CR	75H	INTET54
16H	P6FC	36H	CAP2L	56H	SC1MOD	76H	INTET76
17H	P7FC	37H	CAP2H	57H	BR1CR	77H	INTES0
18H	P8	38H	T4MOD	58H	ODE	78H	INTES1
19H	P9	39H	TFF4CR	59H		79H	INTDMA0
1AH	P8CR	3AH	T45CR	5AH		7AH	INTDMA1
1BH	P9CR	3BH		5BH		7BH	IIMC
1CH	P8FC	3CH	PACR	5CH	WDMOD	7CH	DMA0V
1DH	P9FC	3DH	PBCR	5DH	WDCR	7DH	DMA1V
1EH	PA	3EH	PAFC	5EH	ADMOD	7EH	DMA2V
1FH	PA	3FH	PBFC	5FH	ADBS	7FH	DMA3V

Table 5 I/O Register Address Map (2/2)

Address	Name	Address	Name	Address	Name	Address	Name
000080H	DMASAA0	A0H	DMASAA2	C0H		E0H	
81H	DMASAB0	A1H	DMASAB2	C1H		E1H	
82H	DMASAC0	A2H	DMASAC2	C2H		E2H	
83H		A3H		C3H		E3H	
84H	DMADAA0	A4H	DMADAA2	C4H		E4H	
85H	DMADAB0	A5H	DMADAB2	C5H		E5H	
86H	DMADAC0	A6H	DMADAC2	C6H		E6H	
87H		A7H		C7H		E7H	
88H	DMACTA0	A8H	DMACTA2	C8H		E8H	
89H	DMACTB0	A9H	DMACTB2	C9H		E9H	
8AH	DMAMAA0	AAH	DMAMAA2	CAH		EAH	
8BH	DMAMAB0	ABH	DMAMAB2	CBH		EBH	
8CH	DMAMODEA0	ACH	DMAMODEA2	CCH		ECH	
8DH	DMAMODEB0	ADH	DMAMODEB2	CDH		EDH	
8EH	DMACR0	AEH	DMACR2	CEH		EEH	
8FH	DMAST0	AFH	DMAST2	CFH		EFH	
90H	DMASAA1	B0H	DMASAA3	D0H		FOH	
91H	DMASAB1	B1H	DMASAB3	D1H		F1H	
92H	DMASAC1	B2H	DMASAC3	D2H		F2H	
93H		B3H		D3H		F3H	
94H	DMADAA1	B4H	DMADAA3	D4H		F4H	
95H	DMADAB1	B5H	DMADAB3	D5H		F5H	
96H	DMADAC1	B6H	DMADAC3	D6H		F6H	
97H		B7H		D7H		F7H	
98H	DMACTA1	B8H	DMACTA3	D8H		F8H	
99H	DMACTB1	B9H	DMACTB3	D9H		F9H	
9AH	DMAMAA1	BAH	DMAMAA3	DAH		FAH	
9BH	DMAMAB1	BBH	DMAMAB3	DBH		FBH	
9CH	DMAMODEA1	BCH	DMAMODEA3	DCH		FCH	
9DH	DMAMODEB1	BDH	DMAMODEB3	DDH		FDH	
9EH	DMACR1	BEH	DMACR3	DEH		FEH	
9FH	DMAST1	BFH	DMAST3	DFH		FFH	

(1) I/O Port (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
P2	PORT2	06H	P27	P26	P25	P24	P23	P22	P21	P20
			R/W							
			Input mode							
			0	0	0	0	0	0	0	0
P3	PORT3	07H	P37	P36	P35	P34	P33	P32	P31	P30
			R/W							
			Input mode							
			1	1	1	1	1	1	1	1
P4	PORT4	0CH				P44	P43	P42	P41	P40
			R/W							
			Input mode							
							0	1	1	
P5	PORT5	0DH			P55	P54	P53	P52	P51	P50
			R							
			Input mode							
P6	PORT6	12H	P67	P66	P65	P64	P63	P62	P61	P60
			R/W							
			Input mode							
			1	1	1	1	1	1	1	1
P7	PORT7	13H					P73	P72	P71	P70
			R/W							
			Input mode							
							1	1	1	1
P8	PORT8	18H	P87	P86	P85	P84	P83	P82	P81	P80
			R/W							
			Input mode							
			1	1	1	1	1	1	1	1
P9	PORT9	19H			P95	P94	P93	P92	P91	P90
			R/W							
			Input mode							
					1	1	1	1	1	1

(1) I/O Port (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
PA	PORT8	18H	P107	P106	P105	P104	P103	P102	P101	P100
			R/W							
			Input mode							
			1	1	1	1	1	1	1	1
PB	PORT9	19H	P117	P116	P115	P114	P113	P112	P111	P110
			R/W							
			Input mode							
					1	1	1	1	1	1

Note: Clearing the output latch register RDFC to "0" outputs the \overline{RD} strobe from \overline{RD} pin for PSRAM, even when the internal address is accessed. If the output latch register RDFC remains "1", the \overline{RD} strobe is output only when the external address is accessed.

- Read/Write R/W ; Either read or write is possible
- R ; Only read is possible
- W ; Only write is possible
- Prohibit RWM ; Prohibit Read Modify Write. (Prohibit RES/SET/TSET/CHG/STCF/ANDCF/ORCF/XORCF Instruction)

(2) I/O Port Control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
P2CR	PORT2 Control	08H (Prohibit RMW)	P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
			W							
			0	0	0	0	0	0	0	0
			<<Refer to the "P2FC">>							
P2FC	PORT2 Function	09H (Prohibit RMW)	P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
			W							
			0	0	0	0	0	0	0	0
			P2FC/P2CR = 00 : IN, 01 : OUT, 10 : A7 - 0, 11 : A23 - 16							
P3CR	PORT3 Control	0AH (Prohibit RMW)	P37C	P36C	P35C	P34C	P33C	P32C		
			W							
			0	0	0	0	0	0	0	
			0 : IN 1 : OUT							
P3FC	PORT3 Function	0BH (Prohibit RMW)	P37F	P36F	P35F	P34F		P32F	P31F	P30F
			W							
			0	0	0	0		0	0	0
			0 : PORT 1 : \overline{RAS}	0 : PORT 1 : R/W	0 : PORT 1 : \overline{BUSAK}	0 : PORT 1 : \overline{BUSRQ}		0 : PORT 1 : \overline{HWR}	0 : PORT 1 : \overline{WR}	0 : PORT 1 : \overline{RD}
P4CR	PORT4 Control	0EH (Prohibit RMW)				P44C	P43C	P42C	P41C	P40C
			W							
						0	0	0	0	0
			0 : IN 1 : OUT							
P4FC	PORT4 Function	10H (Prohibit RMW)				P44F	P43F	P42F	P41F	P40F
			W							
						0	0	0	0	0
			0 : PORT 1 : $\overline{CS/CAS}$							

Note: With the TMP96C141/TMP96C141A/TMP96C041A, which requires an external ROM. PORT0 functions as AD0 to AD7; PORT1, AD8 to AD15; P30, the \overline{RD} signal; P31, the \overline{WR} signal, regardless of the values set in P0CR, P1CR, P1FC, P30F and P31F.

(2) I/O Port Control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
P6CR	PORT6 Control	14H (Prohibit RMW)	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C		
			W									
			0	0	0	0	0	0	0	0	0	
			0 : IN				1 : OUT					
P7CR	PORT7 Control	15H (Prohibit RMW)					P73C	P72C	P71C	P70C		
			W									
							0	0	0	0		
			0 : IN				1 : OUT					
P6FC	PORT6 Function	16H (Prohibit RMW)	P67F	P66F	P65F	P64F	P63F	P62F	P61F	P60F		
			W									
			0	0	0	0	0	0	0	0	0	
			0 : IN				: OUT				0 : PORT	
P7FC	PORT7 Function	17H (Prohibit RMW)					P73F	P72F	P71F			
			W									
							0	0	0			
							0 : PORT 1 : TO3		0 : PORT 1 : TO2		0 : PORT 1 : TO1	
P8CR	PORT8 Control	1AH (Prohibit RMW)	P87C	P86C	P85C	P84C	P83C	P82C	P81C	P80C		
			W									
			0	0	0	0	0	0	0	0	0	
			0 : IN				1 : OUT					
P9CR	PORT9 Control	1BH (Prohibit RMW)			P95C	P94C	P93C	P92C	P91C	P90C		
			W									
					0	0	0	0	0	0	0	
							0 : IN				1 : OUT	
P8FC	PORT8 Function	1CH (Prohibit RMW)		P86F			P83F	P82F				
				W			W	W				
				0			0	0				
			0 : PORT 1 : TO6				0 : PORT 1 : TO5		0 : PORT 1 : TO4			
P9FC	PORT9 Function	1DH (Prohibit RMW)			P95F		P93F	P92F		P90F		
					W		W	W		W		
					0		0	0		0		
			0 : PORT 1 : SCLK1				0 : PORT 1 : TxD1		0 : PORT 1 : SCLK0			0 : PORT 1 : TxD0
PACR	PORTA Control	3CH (Prohibit RMW)	PA7C	PA6C	PA5C	PA4C	PA3C	PA2C	PA1C	PA0C		
			W									
			0	0	0	0	0	0	0	0	0	
			0 : IN				1 : OUT					
PBCR	PORT8 Control	3DH (Prohibit RMW)				P84F	P83F	P82F	P81F	P80F		
			W									
						0	0	0	0	0	0	
							0 : IN				1 : OUT	

(2) I/O Port Control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
PAFC	PORTA Function	3EH (Prohibit RMW)	PA7F	PA6F	PA5F	PA4F	PA3F	PA2F	PA1F	PA0F
			W							
			0	0	0	0		0	0	0
			0 : PORT 1 : DACK3	0 : PORT 1 : DREQ3	0 : PORT 1 : DACK2	0 : PORT 1 : DREQ2	0 : PORT 1 : DACK1	0 : PORT 1 : DREQ1	0 : PORT 1 : DACK0	0 : PORT 1 : DREQ0
PBFC	PORTB Function	3FH (Prohibit RMW)				PB4F	PB3F	PB2F	PB1F	PB0F
			W							
			0	0	0	0		0	0	0
						0 : PORT 1 : IOWR	0 : PORT 1 : IORD	0 : PORT 1 : TC	0 : PORT 1 : EOP	0 : PORT 1 : AEN

(3) Timer Control (1/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
TRUN	Timer Control	20H	PRRUN		T5RUN	T4RUN	P1RUN	P0RUN	T1RUN	T0RUN	
			R/W		R/W						
			0		0	0	0	0	0	0	
			Prescaler and Timer Run/Stop CONTROL 0 : Stop and Clear 1 : Run (Count up)								
TREG0	8bit Timer Register 0	22H (Prohibit RMW)	-								
			W								
			Undefined								
TREG1	8bit Timer Register 1	23H (Prohibit RMW)	-								
			W								
			Undefined								
TMOD	8bit Timer Source CLK and MODE	24H (Prohibit RMW)	T10M1	T10M0	PWMM1	PWMM0	T1CLK1	T1CLK0	T0CLK1	T0CLK0	
			W								
			0	0	0	0	0	0	0	0	
			00 : 8bit Timer 01 : 16bit Timer 10 : 8bit PPG 11 : 8bit PWM	00 : - 01 : $2^6 - 1$ PWM 10 : $2^7 - 1$ 11 : $2^8 - 1$	00 : T00TRG 01 : $\phi T1$ 10 : $\phi T16$ 11 : $\phi T256$	00 : T10 Input 01 : $\phi T1$ 10 : $\phi T4$ 11 : $\phi T16$					
TFFCR	8bit Timer Flip-flop Control	25H				DBEN	TFF1C1	TFF1C0	TFF1IE	TFF1IS	
						R/W	W		R/W		
						0	0	0	0	0	
						1 : Double Buffer Enable	00 : Invert TFF1 01 : Set TFF1 10 : Clear TFF1 11 : Don't care	1 : TFF1 Invert Enable	0 : Inverted by Timer 0		
TREG2	PWM Timer Register 2	26H	-								
			(R)/W (Can read double buffer values.)								
			Undefined								

(3) Timer Control (2/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
TREG3	PWM Timer Register 3	27H	-								
			(R)/W (Can read double buffer values.)								
			Undefined								
P0MOD	PWM0 MODE	28H (Prohibit RMW)	FF2RD	DB2EN	PWM0INT	PWM0M	T2CLK1	T2CLK0	PWM0S1	PWM0S0	
			R	W							
			-	0	0	0	0	0	0	0	
			TFF2 output value	1: Double Buffer Enable	0: Overflow Interrupt 1: Compare/Match Interrupt	0: PWM Mode 1: Timer Mode	00: ϕ P1(tc/4) 01: ϕ P4(tc/16) 10: ϕ P16(tc/64) 11: Don't care	00: $2^6 - 1$ 01: $2^7 - 1$ 10: $2^8 - 1$ 11: Don't care			
P1MOD	PWM1 MODE	29H (Prohibit RMW)	FF3RD	DB3EN	PWM1INT	PWM1M	T3CLK1	T3CLK0	PWM1S1	PWM1S0	
			R	W							
			-	0	0	0	0	0	0	0	
			TFF3 output value	1: Double Buffer Enable	0: Overflow Interrupt 1: Compare/Match Interrupt	0: PWM Mode 1: Timer Mode	00: ϕ P1(tc/4) 01: ϕ P4(tc/16) 10: ϕ P16(tc/64) 11: Don't care	00: $2^6 - 1$ 01: $2^7 - 1$ 10: $2^8 - 1$ 11: Don't care			
PFFCR	PWM Flip-flop Control	2AH	FF3C1	FF3C0	FF3TRG1	FF3TRG0	FF2C1	FF2C0	FF2TRG1	FF2TRG0	
			W		R/W		W		R/W		
			0	0	0	0	0	0	0	0	
			00: Don't care 01: Set TFF3 10: Clear TFF3 11: Don't care		00: Prohibit TFF3 Inverted 01: Invert if matched 10: Set if matched; Clear if overflowed 11: Clear if matched; set if overflowed		00: Don't care 01: Set TFF2 10: Clear TFF2 11: Don't care		00: Prohibit TFF2 Inverted 01: Invert if matched 10: Set if matched; Clear if overflowed 11: Clear if matched; set if overflowed		
TREG4L	16bit Timer Register 4L	30H (Prohibit RMW)	-								
			W								
			Undefined								
TREG4H	16bit Timer Register 4H	31H (Prohibit RMW)	-								
			W								
			Undefined								
TREG5L	16bit Timer Register 5L	32H (Prohibit RMW)	-								
			W								
			Undefined								
TREG5H	16bit Timer Register 5H	33H (Prohibit RMW)	-								
			W								
			Undefined								
CAP1L	Capture Register 1L	34H	-								
			R								
			Undefined								
CAP1H	Capture Register 1H	35H	-								
			R								
			Undefined								

(3) Timer Control (3/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
CAP2L	Capture Register 2L	36H	-							
			R							
			Undefined							
CAP2H	Capture Register 2H	37H	-							
			R							
			Undefined							
T4MOD	16bit Timer 4 Source CLK and MODE	38H	CAP2T5	EQ5T5	CAP1IN	CAP12M1	CAP12M0	CLE	T4CLK1	T4CLK0
			R/W		W	R/W				
			0	0	0	0	0	0	0	0
			TFF5 INV TRG 0: TRG Disable 1: TRG Enable		0: Soft-Capture 1: Don't care	Capture Timing 00: Disable 01: T14 ↑ T15 ↑ 10: T14 ↑ T14 ↓ 11: TFF1 ↑ TFF1 ↓		1: UC4 Clear Enable	Source Clock 00: T14 01: φT1 10: φT4 11: φT16	
T4FFCR	16bit Timer 4 Flip-flop Control	39H	TFF5C1	TFF5C0	CAP2T4	CAP1T4	EQ5T4	EQ4T4	TFF4C1	TFF4C0
			W		R/W				W	
			0	0	0	0	0	0	0	0
			00: Invert TFF5 01: Set TFF5 10: Clear TFF5 11: Don't care		TFF4 Invert Trigger 0: Trigger Disable 1: Trigger Enable				00: Invert TFF4 01: Set TFF4 10: Clear TFF4 11: Don't care	
T45CR	T4, T5 Control	3AH	-				PG1T	PG0T		DB4EN
			R/W		R/W					
			0				0	0		0
			Fix at "0"				PG1 shift trigger 0: Timer 0, 1 1: Timer 5	PG0 shift trigger 0: Timer 0, 1 1: Timer 4	1: Double Buffer Enable	
TREG6L	16bit Timer Register 6L (Prohibit RMW)	40H	-							
			W							
			Undefined							
TREG6H	16bit Timer Register 6H (Prohibit RMW)	41H	-							
			W							
			Undefined							
TREG7L	16bit Timer Register 6L (Prohibit RMW)	42H	-							
			W							
			Undefined							
TREG7H	16bit Timer Register 6H (Prohibit RMW)	43H	-							
			W							
			Undefined							

(3) Timer Control (4/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
CAP3L	Capture Register 3L	44H	-								
			R								
			Undefined								
CAP3H	Capture Register 3H	45H	-								
			R								
			Undefined								
CAP4L	Capture Register 4L	46H	-								
			R								
			Undefined								
CAP4H	Capture Register 4H	47H	-								
			R								
			Undefined								
T5MOD	16bit Timer 5 Source CLK and MODE	48H			CAP3IN	CAP34M1	CAP34M0	CLE	T5CLK1	T5CLK0	
					W	R/W					
					0	0	0	0	0	0	
			0 : Soft-Capture 1 : Don't care		Capture Timing 00 : Disable 01 : T16 ↑ T17 ↑ 10 : T16 ↑ T16 ↓ 11 : TFF1 ↑ TFF1 ↓			1 : UC5 Clear Enable		Source Clock 00 : T16 01 : φT1 10 : φT4 11 : φT16	
T5FFCR	16bit Timer 5 Flip-flop Control	49H			CAP4T6	CAP3T6	EQ7T6	EQ6T6	TFF6C1	TFF6C0	
					R/W						W
					0	0	0	0	0	0	
					TFF6 Invert Trigger 0 : Trigger Disable 1 : Trigger Enable						00 : Invert TFF6 01 : Set TFF6 10 : Clear TFF6 11 : Don't care

(4) Pattern Generator

Symbol	Name	Address	7	6	5	4	3	2	1	0		
PG0REG	PG0 Register (Prohibit RMW)	4CH	PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00		
			W						R/W			
			0	0	0	0	Undefined					
PG1REG	PG1 Register (Prohibit RMW)	4DH	PG13	PG12	PG11	PG10	SA13	SA12	SA11	SA10		
			W						R/W			
			0	0	0	0	Undefined					
PG01CR	PG0, 1 Control	4EH	PAT1	CCW1	PG1M	PG1TE	PAT0	CCW0	PG0M	PG0TE		
			R/W									
			0	0	0	0	0	0	0	0		
			0 : 8bit write 1 : 4bit write	0 : Normal Rotation 1 : Reverse Rotation	0 : 4bit Step 1 : 8bit Step	PG1 trigger input enable 1 : Enable	0 : 8bit write 1 : 4bit write	0 : Normal Rotation 1 : Reverse Rotation	0 : 4bit Step 1 : 8bit Step	PG0 trigger input enable 1 : Enable		

(5) Watch Dog Timer

Symbol	Name	Address	7	6	5	4	3	2	1	0		
WD-MOD	Watch Dog Timer Mode	5CH	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE		
			R/W									
			1	0	0	0	0	0	0	0		
			1 : WDT Enable	00 : 2 ¹⁶ /fc 01 : 2 ¹⁸ /fc 10 : 2 ²⁰ /fc 11 : 2 ²² /fc	Warming up Time 0 : 2 ¹⁴ /fc 1 : 2 ¹⁶ /fc	Standby Mode 00 : RUN Mode 01 : STOP Mode 10 : IDLE Mode 11 : Don't care	1 : Connect internally WDT out pin to Reset Pin	1 : Drive the pin in STOP Mode				
WDCR	Watch Dog Timer Control Register	5DH	-									
			W									
			Undefined									
			B1H : WDT Disable Code				4EH : WDT Clear Code					

(6) Serial Channel (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
SC0BUF	Serial Channel 0 Buffer	50H	RB7 TB7	RB6 TB6	RB5 TB5	RB4 TB4	RB3 TB3	RB2 TB2	RB1 TB1	RBO TBO		
			R (Receiving)/W (Transmission)									
			Undefined									
SC0CR	Serial Channel 0 Control	51H	RB8	EVEN	PE	OERR	PERR	FERR	-	-		
			R	R/W			R (Cleared to 0 by reading)			R/W		
			0	0	0	0	0	0	0	0	0	
			Receiving data bit 8	Parity 0 : Odd 1 : Even	1 : Parity Enable	1 : Error			Fix at "0"	Fix at "0"		
			Overrun	Parity	Framing							
SC0-MOD	Serial Channel 0 Mode	52H	TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0		
			R/W									
			0	0	0	0	0	0	0	0	0	
			Transmission data bit 8	1 : CTS Enable	1 : Receive Enable	1 : Wake up Enable	00 : Unused 01 : UART 7bit 10 : UART 8bit 11 : UART 9bit			00 : T00 Trigger 01 : Baud rate generator 10 : Internal clock ϕ 1 11 : Don't care		
BR0CR	Baud Rate Control	53H	-		BROCK1	BROCK0	BR053	BR052	BR051	BR050		
			R/W	R/W								
			0		0	0	0	0	0	0	0	
			Fix at "0"		00 : ϕ 0 (fc/4) 01 : ϕ 2 (fc/16) 10 : ϕ 8 (fc/64) 11 : ϕ 32 (fc/256)			Set frequency divisor 0 ~ F ("1" prohibited)				
SC1BUF	Serial Channel 1 Buffer	54H	RB7 TB7	RB6 TB6	RB5 TB5	RB4 TB4	RB3 TB3	RB2 TB2	RB1 TB1	RBO TBO		
			R (Receiving)/W (Transmission)									
			Undefined									
SC1CR	Serial Channel 1 Control	55H	RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC		
			R	R/W			R (Cleared to 0 by reading)			R/W		
			0	0	0	0	0	0	0	0	0	
			Receiving data bit 8	Parity 0 : Odd 1 : Even	1 : Parity Enable	1 : Error			0 : SCLK0 1 : SCLK0	1 : Input SCLK1 pin		
			Overrun	Parity	Framing							
SC1-MOD	Serial Channel 1 Mode	56H	TB8	-	RXE	WU	SM1	SM0	SC1	SC0		
			R/W									
			0	0	0	0	0	0	0	0	0	
			Transmission data bit 8	Fix at "0"	1 : Receive Enable	1 : Wake up Enable	00 : I/O Interface 01 : UART 7bit 10 : UART 8-bit 11 : UART 9bit			00 : T00 Trigger 01 : Baud rate generator 10 : Internal clock ϕ 1 11 : Don't care		

(6) Serial Channel (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
BR1CR	Baud Rate Control	57H	-		BR1CK1	BR1CK0	BR153	BR152	BR151	BR150	
			R/W	R/W							
			0		0	0	0	0	0	0	
			Fix at "0"		00 : $\phi t0$ (tc/4) 01 : $\phi t2$ (tc/16) 10 : $\phi t8$ (tc/64) 11 : $\phi t32$ (tc/256)	Set frequency divisor 0 ~ F ("1" prohibited)					
ODE	Special Open Drain Enable	58H	-						ODE1	ODE0	
									R/W		
									0	0	
									1 : P93 Open-drain	1 : P90 Open-drain	

(7) A/D Converter Control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
ADMOD	A/D Converter Mode Register	5EH	EOCF	ADBF	REPET	SCAN	ADCS	ADS	ADCH1	ADCH0		
			R		R/W	R/W	R/W		R/W			
			0: END	1: BUSY	1: Repeat Mode Set	1: Scan Mode Set	1: Slow Mode	1: START	Analog Input Channel Select			
ADCH	A/D Control Select Register	5FH	---	---	---	---	---	---	---	ADCH2		
										R/W		
										0: AN0-3 1: AN4-5		
AD REG04L	A/D Result Register CH0, 4 (L)	60H	ADR041	ADR040								
			R		Undefined							
			Lower 2 bits of AD conversion result for AN0 or AN4 are stored.									
AD REG04H	A/D Result Register CH0, 4 (H)	61H	ADR049	ADR048	ADR047	ADR046	ADR045	ADR044	ADR043	ADR042		
			R		Undefined							
			Upper 8 bits of AD conversion result for AN0 or AN4 are stored.									
AD REG15L	A/D Result Register CH1, 5 (L)	62H	ADR151	ADR150								
			R		Undefined							
			Lower 2 bits of AD conversion result for AN1 or AN5 are stored.									
AD REG15H	A/D Result Register CH1, 5 (H)	63H	ADR159	ADR158	ADR157	ADR156	ADR155	ADR154	ADR153	ADR152		
			R		Undefined							
			Upper 8 bits of AD conversion result for AN1 or AN5 are stored.									
AD REG2L	A/D Result Register CH2 (L)	64H	ADR21	ADR20								
			R		Undefined							
			Lower 2 bits of AD conversion result for AN2 are stored.									
AD REG2H	A/D Result Register CH2 (H)	65H	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22		
			R		Undefined							
			Upper 8 bits of AD conversion result for AN2 are stored.									
AD REG3L	A/D Result Register CH3 (L)	66H	ADR031	ADR030								
			R		Undefined							
			Lower 2 bits of AD conversion result for AN3 are stored.									
AD REG3H	A/D Result Register CH3 (H)	67H	ADR039	ADR038	ADR037	ADR036	ADR035	ADR034	ADR033	ADR032		
			R		Undefined							
			Upper 8 bits of AD conversion result for AN3 are stored.									

(8) Interrupt Control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
INTE-0AD	INTerrupt Enable 0 & A/D (Prohibit RMW)	70H	INTAD				INT0			
			IADC	IADM2	IADM1	IADM0	I0C	I0M2	I0M1	I0M0
			R/W	W			R/W	W		
			0	0	0	0	0	0	0	0
INTE45	INTerrupt Enable 4/5 (Prohibit RMW)	71H	INT5				INT4			
			I5C	I5M2	I5M1	I5M0	I4C	I4M2	I4M1	I4M0
			R/W	W			R/W	W		
			0	0	0	0	0	0	0	0
INTE67	INTerrupt Enable 6/7 (Prohibit RMW)	72H	INT7				INT6			
			I7C	I7M2	I7M1	I7M0	I6C	I6M2	I6M1	I6M0
			R/W	W			R/W	W		
			0	0	0	0	0	0	0	0
INTE10	INTerrupt Enable Timer 1/0 (Prohibit RMW)	73H	INTT1 (Timer 1)				INTT0 (Timer 0)			
			IT1C	IT1M2	IT1M1	IT1M0	IT0C	IT0M2	IT0M1	IT0M0
			R/W	W			R/W	W		
			0	0	0	0	0	0	0	0
INTE-PW10	INTerrupt Enable PWM 1/0 (Prohibit RMW)	74H	INTT3 (Timer 3/PWM1)				INTT2 (Timer 2/PWM0)			
			IPW1C	IPW1M2	IPW1M1	IPW1M0	IPW0C	IPW0M2	IPW0M1	IPW0M0
			R/W	W			R/W	W		
			0	0	0	0	0	0	0	0
INTE54	INTerrupt Enable Treg 5/4 (Prohibit RMW)	75H	INTTR5 (TREG5)				INTTR4 (TREG4)			
			IT5C	IT5M2	IT5M1	IT5M0	IT4C	IT4M2	IT4M1	IT4M0
			R/W	W			R/W	W		
			0	0	0	0	0	0	0	0
INTE76	INTerrupt Enable Treg 7/6 (Prohibit RMW)	76H	INTTR7 (TREG7)				INTTR6 (TREG6)			
			IT7C	IT7M2	IT7M1	IT7M0	IT6C	IT6M2	IT6M1	IT6M0
			R/W	W			R/W	W		
			0	0	0	0	0	0	0	0
INTE50	INTerrupt Enable Serial 0 (Prohibit RMW)	77H	INTTX0				INTRX0			
			ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
			R/W	W			R/W	W		
			0	0	0	0	0	0	0	0
INTE51	INTerrupt Enable Serial 1 (Prohibit RMW)	78H	INTTX1				INTRX1			
			ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
			R/W	W			R/W	W		
			0	0	0	0	0	0	0	0
INT-DMA0	INTerrupt Enable DMAC 1/0 (Prohibit RMW)	79H	DMA1				DMA0			
			ID1C	ID1M2	ID1M1	ID1M0	ID0C	ID0M2	ID0M1	ID0M0
			R/W	W			R/W	W		
			0	0	0	0	0	0	0	0
INT-DMA1	INTerrupt Enable DMAC 3/2 (Prohibit RMW)	7AH	DMA3				DMA2			
			ID3C	ID3M2	ID3M1	ID3M0	ID2C	ID2M2	ID2M1	ID2M0
			R/W	W			R/W	W		
			0	0	0	0	0	0	0	0

(8) Interrupt Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
DMA0V	DMA 0 request Vector	7CH (Prohibit RMW)	μDMA0 start vector							
			DMA0V8 : DMA0V7 : DMA0V6 : DMA0V5 : DMA0V4							
			W							
			0 : 0 : 0 : 0 : 0							
DMA1V	DMA 1 request Vector	7DH (Prohibit RMW)	μDMA1 start vector							
			DMA1V8 : DMA1V7 : DMA1V6 : DMA1V5 : DMA1V4							
			W							
			0 : 0 : 0 : 0 : 0							
DMA2V	DMA 2 request Vector	7EH (Prohibit RMW)	μDMA2 start vector							
			DMA2V8 : DMA2V7 : DMA2V6 : DMA2V5 : DMA2V4							
			W							
			0 : 0 : 0 : 0 : 0							
DMA3V	DMA 3 request Vector	7FH (Prohibit RMW)	μDMA3 start vector							
			DMA3V8 : DMA3V7 : DMA3V6 : DMA3V5 : DMA3V4							
			W							
			0 : 0 : 0 : 0 : 0							
IIMC	Interrupt Input Mode Control	7BH (Prohibit RMW)	IOIE : IOLE : NMIREE							
			W : W : W							
			0 : 0 : 0							
			1: INTO input enable : 0: INTO edge mode : 1: Operate even at NMI rise edge 1: INTO level mode							

(9) Chip Select/Wait Controller (1/2)

Symbol	Name	Address	B7	B6	B5	B4	B3	B2	B1	B0
B0CSL	Block0 CS/WAIT Control Register Low	68H	B0E	B0SYS	B0CAS	B0BUS	—	B0W2	B0W1	B0W1
			W	W	W	W		W	W	W
			0	0	0	0		0	0	0
			1: CS/CAS Enable	1: System Only	0: /CS0 1: /CAS0	0: 16 bit Bus 1: 8 bit Bus		Wait Control 000: 2 Wait 001: 1 Wait 010: 1 Wait + n 011: 0 Wait 100: 0~2 Wait 101: 0~1 Wait 110: Reserved 111: Reserved		
B0CSH	Block0 CS/WAIT Control Register High	69H	B0M3	B0M2	B0M1	B0M0	B0A3	B0A2	B0A1	B0A0
			W	W	W	W	W	W	W	W
			0	0	0	0	0	0	0	0
			Address (A23~A20) Mask Set 0: Non-Mask 1: Mask				Address (A23~A20) Comparision 0000: 7F0H~7FFFH Other: Compare A23~A20			
B1CSL	Block1 CS/WAIT Control Register Low	6AH	B1E	B1SYS	B1CAS	B1BUS	—	B1W2	B1W1	B1W0
			W	W	W	W		W	W	W
			0	0	0	0		0	0	0
			1: CS/CAS Enable	1: System Only	0: /CS1 1: /CAS1	0: 16 bit Bus 1: 8 bit Bus		Wait Control 000: 2 Wait 001: 1 Wait 010: 1 Wait + n 011: 0 Wait 100: 0~2 Wait 101: 0~1 Wait 110: Reserved 111: Reserved		
B1CSH	Block1 CS/WAIT Control Register High	6BH	B1M3	B1M2	B1M1	B1M0	B1A3	B1A2	B1A1	B1A0
			W	W	W	W	W	W	W	W
			0	0	0	0	0	0	0	0
			Address (A23~A20) Mask Set 0: Non-Mask 1: Mask				Address (A23~A20) Comparision 0000: 0080H~7FFFH Other: Compare A23~A20			
B2CSL	Block2 CS/WAIT Control Register Low	6CH	B2E	B2SYS	B2CAS	B2BUS	—	B2W2	B2W1	B2W0
			W	W	W	W		W	W	W
			1	0	0	0		0	0	0
			1: CS/CAS Enable	1: System Only	0: /CS2 1: /CAS2	0: 16 bit Bus 1: 8 bit Bus		Wait Control 000: 2 Wait 001: 1 Wait 010: 1 Wait + n 011: 0 Wait 100: 0~2 Wait 101: 0~1 Wait 110: Reserved 111: Reserved		
B2CSH	Block2 CS/WAIT Control Register High	6DH	B2M3	B2M2	B2M1	B2M0	B2A3	B2A2	B2A1	B2A0
			W	W	W	W	W	W	W	W
			0	0	0	0	0	0	0	0
			Address (A23~A20) Mask Set 0: Non-Mask 1: Mask				Address (A23~A20) Comparision 0000: 8000H~3FFFFH Other: Compare A23~A20			

(9) Chip Select/Wait Controller (2/2)

Symbol	Name	Address	B7	B6	B5	B4	B3	B2	B1	B0
B3CSL	Block3 CS/WAIT Control Register Low	6EH	B3E	B3YS	B3CAS	B3BUS	—	B3W2	B3W1	B3W1
			W	W	W	W		W	W	W
			0	0	0	0		0	0	0
			1: CS/CAS Enable	1: System Only	0: /CS3 1: /CAS3	0: 16 bit Bus 1: 8 bit Bus		Wait Control 000: 2 Wait 001: 1 Wait 010: 1 Wait + n 011: 0 Wait 100: 0~2 Wait 101: 0~1 Wait 110: Reserved 111: Reserved		
B3CSH	Block3 CS/WAIT Control Register High	6FH	B3M3	B3M2	B3M1	B3M0	B3A3	B3A2	B3A1	B3A0
			W	W	W	W	W	W	W	W
			0	0	0	0	0	0	0	0
			Address (A23~A20) Mask Set 0: Non-Mask 1: Mask				Address (A23~A20) Comparison 0000: Address areas are not specified Other: Compare A23~A20			
B4CSL	Block4 CS/WAIT Control Register Low	4AH	B4E	B4YS	B4CAS	B4BUS	—	B4A2	B4A1	B4A0
			W	W	W	W		W	W	W
			0	0	0	0		0	0	0
			1: CS/CAS Enable	1: System Only	0: /CS4 1: /CAS4	0: 16 bit Bus 1: 8 bit Bus		Wait Control 000: 2 Wait 001: 1 Wait 010: 1 Wait + n 011: 0 Wait 100: 0~2 Wait 101: 0~1 Wait 110: Reserved 111: Reserved		
B4CSH	Block4 CS/WAIT Control Register High	4BH	B4M3	B4M2	B4M1	B4M0	B4A3	B4A2	B4A1	B4A0
			W	W	W	W	W	W	W	W
			0	0	0	0	0	0	0	0
			Address (A23~A20) Mask Set 0: Non-Mask 1: Mask				Address (A23~A20) Comparison 0000: Address areas are not specified Other: Compare A23~A20			

6. Port Section Equivalent Circuit Diagram

• Reading The Circuit Diagram


Basically, the gate singles written are the same as those used for the standard CMOS logic IC [74HCXX] series.

The dedicated signal is described below.


STOP: This signal becomes active "1" when the hold mode setting register is set to the STOP mode and the CPU executes the HALT instruction. When the drive enable bit [DRIVE] is set to "1", however, STP remains at "0".

- The input protection resistor ranges from several tens of ohms to several hundreds of ohms.


- AD0 ~ AD7, AD8 ~ 15, A8 ~ 15, P2 (A16 - 23, A0 ~7)




- \overline{RD} , \overline{WR}




- P32 ~ 37, P40 ~ 41, P43 ~ 44




- P42 ($\overline{CS2}$, $\overline{CAS2}$)




- P5 (AN0 ~ 5)




- P87 (INT0)




- P90 (TXD0), P93 (TXD1)




- P96 (XT1), P97 (XT2)




- $\overline{\text{NMI}}$




• $\overline{\text{WDTOUT}}$




• CLK




• CSEL, $\overline{\text{AM8/16}}$




• ALE




• $\overline{\text{RESET}}$



• X1, X2



• VREF, AGND



7. Guidelines and Restrictions

(1) Special Expression

① Explanation of a built-in I/O register: Register

Symbol <Bit Symbol>

ex) TRUN <TRUN> ... Bit TORUN of Register TRUN

② Read, Modify and Write Instruction

An instruction which CPU executes following by one instruction.

1. CPU reads data of the memory.
2. CPU modifies the data.
3. CPU writes the data to the same memory.

ex1) SET 3, (TRUN) ... set bit3 of TRUN
 ex2) INC1, (100H) ... increment the data of 100H

- The representative Read, Modify and Write Instruction in the TLCS-900

SET	imm, mem,	RES	imm, mem
CHG	imm, mem,	TSET	imm, mem
INC	imm, mem,	DEC	imm, mem
RLD	A, mem,	ADD	imm, reg

③ 1 state

One cycle clock divided by 2 oscillation frequency is called 1 state

ex) The case of oscillation frequency is 20MHz

$$2/20\text{MHz} = 100\text{ns} = 1 \text{ state}$$

(2) Guidelines

① CESL, AM8/16 pin

Fix these pins V_{CC} or GND unless changing voltage.

② Standby Mode (IDLE1)

When the IDLE1 mode (operates only oscillator) is used, set TRUN <PRRU> to "0" to stop prescaler before "HALT" instruction is executed.

③ Warming-up Counter

The warming-up counter operates when the STOP mode. is released even the system which is used an external oscillator. As a result, it takes warming up time from inputting the releasing request to outputting the system clock.

④ High Speed μDMA (DRAM refresh mode)

When the Bus is released ($\overline{\text{BUSAK}} = "0"$) for waiting to accept the interrupt, DRAM refresh is not performed because of the high-speed μDMA is generated by an interrupt.

⑤ Programmable Pull Up/Down Resistance

The programmable pull up/down resistors can be selected ON/OFF by program when they are used as the input ports. The case of they are used as the output ports, they cannot be selected ON/OFF by program.

⑥ Bus Releasing Function

Refer to the "Note about the Bus Release" in 3.5 Functions of Ports because the pin state when the bus is released is written.

⑦ Watch Dog Timer

The watch dog timer starts operation immediately after the reset is released. When the watch dog timer is not used, set watch dog timer to disable.

⑧ Watch Dog Timer

When the Bus is released, the watch dog timer cannot be operated.

⑨ A/D Converter

The ladder resistor between VREF and AGND pin can be cut by program to reduce the power consumption. When the standby mode is used, cut by program before "HALT" instruction is executed.

⑩ CPU (High Speed μDMA)

Only the "LDC cr, r", "LDC r, cr" instruction can be used to access the control register like transfer source address register (DMASn) in the CPU.