
TOSHIBA



Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CAUTION

How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.) If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Document Change Notification

The purpose of this notification is to inform customers about the launch of the Pb-free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

- 1. Part number
 - Example: TMPxxxxxF \rightarrow TMPxxxxxFG

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C → LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb-free, notes on lead solderability have been added.

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page,

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

1. Part number

Previous Part Number (in Body Text)	New Part Number
TMP96C141BF	TMP96C141BFG

2. Package code and dimensions

Previous Package Code (in Body Text)	New Package Code
QFP80-P-1420-0.80	QFP80-P-1420-0.80M

*: For the dimensions of the new package, see the attached Package Dimensions diagram.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device.

Solderability of lead free products

Test Parameter	Test Condition	Note
Solderability	Use of Sn-37Pb solder Bath Solder bath temperature = 230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free)	Pass: Solderability rate until forming ≥ 95%

4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

RESTRICTIONS ON PRODUCT USE

• The information contained herein is subject to change without notice.

• TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or tailure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

5. Publication date of the datasheet


The publication date of this datasheet is printed at the lower right corner of this notification.

20070701-EN

(Annex)

Package Dimensions

QFP80-P-1420-0.80M



CMOS 16-bit Microcontrollers

TMP96C141BF

1. Outline and Device Characteristics

TMP96C141BF is high-speed advanced 16-bit microcontrollers developed for controlling medium to large-scale equipment.

TMP96C141BF is housed in an 80-pin flat package.

Device characteristics are as follows:

- (1) Original 16-bit CPU
 - TLCS-90 instruction mnemonic upward compatible.
 - 16M-byte linear address space
 - General-purpose registers and register bank system
 - 16-bit multiplication / division and bit transfer/arithmetic instructions
 - High-speed micro DMA : 4 channels $(1.6 \,\mu\text{s}/2 \text{ bytes} @ 20 \text{ MHz})$
- (2) Minimum instruction execution time : 200 ns @ 20 MHz
- (3) Internal RAM : 1 Kbyte
 - Internal ROM : None
- (4) External memory expansion
 - Can be expanded up to16M bytes (for both programs and data).
 - Can mix 8- and 16-bit external data buses.
- (5) 8-bit timers : 2 channels
- (6) 8-bit PWM timers : 2 channels
- (7) 16-bit timers : 2 channels
- (8) Pattern generators : 4 bits, 2 channels
- (9) Serial interface : 2 channels
- (10) 10-bit A/D converter : 4 channels
- (11) Watchdog timer
- (12) Chip select/wait controller :3 blocks
- (13) Interrupt functions
 - 3 CPU interrupts --- SWI instruction, priviledged violation, and Illegal instruction
 - 14 internal interrupts⁻
 - 6 external interrupts _____ 7-level priority can be set.
- (14) I/O ports
- (15) Standby function
- : 3 halt modes (RUN, IDLE, STOP)

000707EBP1

• For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

• TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.


In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..


• The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

The products described in this document are subject to the foreign exchange and foreign trade laws.

• The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

• The information contained herein is subject to change without notice.





TOSHIBA

2. Pin Assignment and Functions

The assignment of input / output pins for TMP96C141BF, their name and outline functions are described below.

2.1 Pin Assignment

Figure 2.1 shows pin assignment of TMP96C141BF.




Figure 2.1 Pin Assignment (80-pin QFP)

2.2 Pin Names and Functions

The names of input/output pins and their functions are described below. Table 2.2 Pin Names and Functions.

Pin name	Number of pins	I/O	Functions
AD0 to AD7	8	Tri-state	Address/data (lower): 0 to 7 for address/data bus
AD8 to AD15	8	Tri-state	Address data (upper): 8 to 15 for address/data bus
P20 to P27	8	I/O	Port 2: I/O port that allows selection of I/O on a bit basis (with pull-down resistor)
A0 to A7 A16 to A23		Output Output	Address: 0 to 7 for address bus Address: 16 to 23 for address bus
RD	1	Output	Read: Strobe signal for reading external memory
WR	1	Output	Write: Strobe signal for writing data on pins AD0 to 7
P32 HWR	1	l/O Output	Port 32: I/O port (with pull-up resistor) High write: Strobe signal for writing data on pins AD8 to 15
P33 WAIT	1	l/O Input	Port 33: I/O port (with pull-up resistor) Wait: Pin used to request CPU bus wait
P34 BUSRQ	1	l/O Input	Port34: I/O port (with pull-up resistor) Bus request: Signal used to request high impedance for AD0 to 15, A0 to 23, RD, WR, HWR, R/W, RAS, CS0, CS1, and CS2 pins. (For external DMAC)
P35 BUSAK	1	l/O Output	Port 35: I/O port (with pull-up resistor) Bus acknowledge: Signal indicating that AD0 to 15, A0 to 23, RD, WR, HWR, R/W, RAS, CS0, CS1, and CS2 pins are at high impedance after receiving BUSRQ. (For external DMAC)
P36 R/W	1	I/O Output	Port 36: I/O port (with pull-up resistor) Read/write: 1 represents read or dummy cycle; 0, write cycle.
P37 RAS	1	l/O Output	Port 37: 1/0 port (with pull-up resistor) Row address strobe: Outputs RAS strobe for DRAM.
P40 CS0		l/O Output	Port 40: 1/O port (with pull-up resistor) Chip select 0: Outputs 0 when address is within specified address area.
CASO	\bigcirc	Output	Column address strobe 0: Outputs CAS strobe for DRAM when address is within specified address area.

Note : With the external DMA controller, this device's built-in memory or built-in I/O cannot be accessed using the BUSRQ and BUSAK pins.

Pin name	Number of pins	I/O	Functions
P41 CS1 CAS1	1	l/O Output Output	Port 41: I/O port (with pull-up resistor) Chip select 1: Outputs 0 if address is within specified address area. Column address strobe 1: Outputs CAS strobe for DRAM if address is within specified address area.
P42 CS2 CAS2	1	l/O Output Output	Port 42: I/O port (with pull-down resistor) (Note) Chip select 2: Outputs 0 if address is within specified address area. Column address strobe 2: Outputs CAS strobe for DRAM if address is within specified address area.
P50 to P53 AN0 to AN3	4	Input Input	Port 5: Input port Analog input: Input to A/D converter
VREF	1	Input	Pin for reference voltage input to A/D converter
AGND	1	Input	Ground pin for A/D converter
P60 to P63 PG00 to PG03	4	l/O Output	Ports 60 to 63: I/O ports that allow selection of I/O on a bit basis (with pull-up resistor) Pattern generator ports: 00 to 03
PG00 to PG03	4	I/O	Ports 64 to 67: I/O ports that allow selection of I/O on a bit basis
PG10 to PG13	4	Output	(with pull-up resistor) Pattern generator ports: 10 to 13
P70 TI0	1	l/O Input	Port 70: 1/O port (with pull-up resistor) Timer input 0: Timer 0 input
P71 TO1	1	l/O Output	Port Z1: I/O port (with pull-up resistor) Timer output 1: Timer 0 or 1 output
P72 TO2	1	l/O Output	Port 72: I/O port (with pull-up resistor) PWM output 2: 8-bit PWM timer 2 output
P73 TO3	1	1/0 Output	Port 73: I/O port (with pull-up resistor) PWM output 3: 8-bit PWM timer 3 output
P80 TI4 INT4	1	l/O Input Input	Port 80: 1/O port (with pull-up resistor) Timer input 4: Timer 4 count/capture trigger signal input Interrupt request pin 4: Interrupt request pin with programmable rising/falling edge
P81 TI5 INT5		l/O Input Input	Port 81: I/O port (with pull-up resistor) Timer input 5: Timer 4 count/capture trigger signal input Interrupt request pin 5: Interrupt request pin with rising edge
P82 TO4	1	(VO Output	Port 82: I/O port (with pull-up resistor) Timer output 4: Timer 4 output pin
P83 TO5	1	l/O Output	Port 83: I/O port (with pull-up resistor) Timer output 5: Timer 4 output pin

Note: Case of the settable $\overline{\text{CS2}}$ or $\overline{\text{CAS2}}$; when TMP96C141BF is bus release, this pin is not added the internal pull-down resistor but is added the internal pull-up resistor.

Pin name	Number of pins	I/O	Functions
P84 TI6 INT6	1	l/O Input Input	Port 84: I/O port (with pull-up resistor) Timer input 6: Timer 5 count/capture trigger signal input Interrupt request pin 6: Interrupt request pin with programmable rising/falling edge
P85 TI7 INT7	1	l/O Input Input	Port 85: I/O port (with pull-up resistor) Timer input 7: Timer 5 count/capture trigger signal input Interrupt request pin 7: Interrupt request pin with rising edge
P86 TO6	1	l/O Output	Port 86: I/O port (with pull-up resistor) Timer output 6: Timer 5 output pin
P87 INT0	1	l/O Input	Port 87: I/O port (with pull-up resistor) Interrupt request pin 0: Interrupt request pin with programmable level/rising edge
P90 TXD0	1	l/O Output	Port 90: I/O port (with pull-up resistor) Serial send data 0
P91 RXD0	1	l/O Input	Port 91: I/O port (with pull-up resistor) Serial receive data 0
P92 CTS0	1	l/O Input	Port 92: 1/O port (with pull-up resistor) Serial data send enable 0 (Clear to Send)
P93 TXD1	1	l/O Output	Port 93: I/O port (with pull-up resistor) Serial send data 1
P94 RXD1	1	l/O Input	Port 94: I/O port (with pull-up resistor) Serial receive data 1
P95 SCLK1	1	I/O I/O	Port 95: I/O port (with pull-up resistor) Serial clock I/O 1
WDTOUT	1	Output	Watchdog timer output pin
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program.
CLK	1	Output	Clock output: Outputs [X1 ÷ 4] clock. Pulled-up during reset.
ĒĀ	1	Input	External access: 0 should be inputted with TMP96C141B
ALE	\sim	Output	Address latch enable
RESET		Input	Reset: Initializes LSI. (With pull-up resistor)
X1/X2	2	I/O	Oscillator connecting pin
VCC	2		Power supply pin (+ 5V) (All Vcc pins should be connected with the power supply pin.)
VSS	3	M C	GND pin (0V) (All Vss pins should be connected with GND (0 V).)

Note: Pull-up/pull-down resistor can be released from the pin by software (except the RESET pin).

3. Operation

This section describes in blocks the functions and basic operations of TMP96C141BF device.

Check the [7. Care Points and Restriction] because of the Care Points etc are described.

3.1 CPU

TMP96C141BF device has a built-in high-performance 16-bit CPU (900-CPU). (For CPU operation, see TLCS-900 CPU in the previous section.)

This section describes CPU functions unique to TMP96C141BF that are not described in the previous section.

3.1.1 Reset

To reset the TMP96C141BF, the RESET input must be kept at 0 for at least 10 system clocks (10 states: 1μ s with a 20 MHz system clock) within an operating voltage range and with a stable oscillation.

When reset is accepted, the CPU sets as follows:


- Program counter (PC) to 8000H.
- Stack pointer (XSP) for system mode to 100H.
- SYSM bit of status register (SR) to 1. (Sets to system mode.)
- IFF2 to 0 bits of status register to 111. (Sets mask register to interrupt level 7.)
- MAX bit of status register to 0. (Sets to minimum mode)
- Bits RFP2 to 0 of status register to 000. (Sets register banks to 0.)

When reset is released, instruction execution starts from address 8000H. CPU internal registers other than the above are not changed.

When reset is accepted, processing for built-in I/Os, ports, and other pins is as follows

- Initializes built-in I/O registers as per specifications.
- Sets port pins (including pins also used as built-in I/Os) to general-purpose input/output port mode (sets I/O ports to input ports).
- Sets the WDTOUT pin to 0. (Watchdog timer is set to enable after reset.)
- Pulls up the CLK pin to 1.
- Sets the ALE pin to 0.

3.2 Memory Map



Note : The start address after reset is 8000H. Resetting sets the stack pointer (XSP) on the system mode side to 100H.

Figure 3.2 Memory map

3.3 Interrupts

TLCS-900 interrupts are controlled by the CPU interrupt mask flip-flop (IFF2 to 0) and the built-in interrupt controller.

TMP96C141B has altogether the following 23 interrupt sources:

- Interrupts from the CPU…3 (Software interrupts, privileged violations, and Illegal (undefined) instruction execution)
- Interrupts from external pins (NMI, INTO, and INT4 to 7)…6
- Interrupts from built-in I/Os…14


A fixed individual interrupt vector number is assigned to each interrupt source; six levels of priority (variable) can also be assigned to each maskable interrupt. Nonmaskable interrupts have a fixed priority of 7.

When an interrupt is generated, the interrupt controller sends the value of the priority of the interrupt source to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the value of the highest priority (7 for non-maskable interrupts is the highest) to the CPU.

The CPU compares the value of the priority sent with the value in the CPU interrupt mask register (IFF2 to 0). If the value is greater than that the CPU interrupt mask register, the interrupt is accepted. The value in the CPU interrupt mask register (IFF2 to 0) can be changed using the EI instruction (contents of the EI num/IFF<2:0> = num). For example, programming EI 3 enables acceptance of maskable interrupts with a priority of 3 or greater, and non-maskable interrupts which are set in the interrupt controller. The DI instruction (IFF<2:0> = 7) operates in the same way as the EI 7 instruction. Since the priority values for maskable interrupts are 0 to 6, the DI instruction is used to disable maskable interrupts to be accepted. The EI instruction becomes effective immediately after execution. (With the TLCS-90, the EI instruction becomes effective after execution of the subsequent instruction.)

In addition to the general-purpose interrupt processing mode described above, there is also a high-speed micro DMA processing mode . High-speed micro DMA is a mode used by the CPU to automatically transfer byte or word data. It enables the CPU to process interrupts such as data saves to built-in I/Os at high speed.

Figure 3.3 (1) is a flowchart showing overall interrupt processing.



3.3.1 General-Purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows:

- (1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt controller generates interrupt vectors in accordance with the default priority (which is fixed as follows: the smaller the vector value, the higher the priority), then clears the interrupt request.
- (2) The CPU pushes the program counter and the status register to the system stack area (area indicated by the system mode stack pointer).
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2 to 0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU sets the <SYSM> flag of the status register to 1 and enter the system mode.
- (5) The CPU jumps to address 8000H + interrupt vector, then starts the interrupt processing routine.

In minimum mode, all the above processing is completed in 15 states (1.5 μ s @20 MHz). In maximum mode, it is completed in 17 states.

Due Width State & Area	Interrupt processi	ng state number
Bus Width of stack Area	MAX mode	MIN mode
8 bit	23	19
16-bit	17	15

To return to the main routine after completion of the interrupt processing, the RETI instruction is usually used. Executing this instruction restores the contents of the program counter and the status registers.

Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher than the value in the CPU mask register <IFF2 to 0>. The CPU mask register <IFF2 to 0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest. The interrupt request with a priority higher than the accepted now interrupt during the CPU is processing above (1) to (5) is accepted before the 1'st instruction in the interrupt processing routine, causing interrupt (level "7").) The CPU does not accept an interrupt

request of the same level as that of the interrupt being processed. The CPU does not accept an interrupt request of the same level as that of the interrupt being processed.

Resetting initializes the CPU mask registers <IFF2 to 0> to 7; therefore, maskable interrupts are disabled.

The addresses 008000H to 0081FFH (512 bytes) of the TLCS-900 are assigned for interrupt processing entry area.

Default priority	Туре	Interrupt source	Vector value "V"	Start address	High-speed micro DMA start vector
1		Reset , or SWI0 instruction	0000н	8000H	-
2		INTPREV : Privileged violation, or SWI1	0010H	8010H	-
3		INTUNDEF : Illegal instruction, or SWI2	00204	8020H	-
4	Non-	SWI 3 instruction	0030H	8030H	-
5	maskable	SWI 4 instruction	0040H	8040H	-
6		SWI 5 instruction	0050H	8050H	-
7		SWI 6 instruction	0 0 6 0 H	8060H	-
8		SWI 7 instruction	0070H	8070H	-
9		NMI Pin	0080H	8080H	08H
10		INTWD : Watchdog timer	0 0 9 0 H	8090H	09H
11		INTO pin	0 0 A 0 H	8 0 A 0 H	0AH
12		INT4 pin	бовон	8 0 B 0 H	ОВН
13		INT5 pin ((S)	0 0 C 0 H	8 0 C 0 H	0СН
14		INT6 pin	0 0 D 0 H	8 0 D 0 H	0DH
15		INT7 pin	0 0 E 0 H	8 0 E 0 H	0EH
-	/	(Reserved)	0 0 F 0 H	8 0 F 0 H	0FH
16		INTTO : 8-bit timer0	0100H	8100H	10H
17		INTT1 : 8-bit timer1	0110H	8110H	11H
18		INTT2 : 8-bit/timer2/PWM0	0120H	8120H	12H
19	$\land \land$	INTT3 : 8-bit timer3/PWM1	0130H	8130H	13H
20		INTTR4 : 16-bit timer4 (TREG4)	0140H	8140H	14H
21	Maskable	INTTR5 : 16-bit timer4 (TREG5)	0150H	8150H	15H
22	()	INTTR6 : 16-bit timer5 (TREG6)	0160H	8160H	16H
23	\bigcirc	INTTR7 : 16-bit timer5 (TREG7)	0170H	8170H	17H
24		INTRX0 : Serial receive (Channel.0)	0180H	8180H	18H
25		INTTX0 : Serial send (Channel.0)	0190H	8190H	19H
26		INTRX1 : Serial receive (Channel.1)	0 1 A 0 H	8 1 A 0 H	1AH
27		INTTX1 : Serial send (Channel.1)	0 1 B 0 H	81B0H	1BH
28		INTAD : A/D conversion completion	0 1 C 0 H	81C0H	1CH
-		(Reserved)	0 1 D 0 H	81D0H	1DH
-		(Reserved)	01E0H	81E0H	1EH
-		(Reserved)	01F0H	81F0H	1FH

Table3.3 (1)	TMP96C141BF Interrupt Table
--------------	-----------------------------

3.3.2 High-speed Micro DMA

In addition to the conventional interrupt processing, the TLCS-900 also has a highspeed micro DMA function. When an interrupt is accepted, in addition to an interrupt vector, the CPU receives data indicating whether processing is high-speed micro DMA mode or general-purpose interrupt. If high-speed micro DMA mode is requested, the CPU performs high-speed micro DMA processing.

The TLCS-900 can process at very high speed compared with the TLCS-90 micro DMA because it has transfer parameters in dedicated registers in the CPU. Since those dedicated registers are assigned as CPU control registers, they can only be accessed by the LDC (privileged) instruction.

(1) High-speed micro DMA operation

High-speed micro DMA operation starts when the accepted interrupt vector value matches the high-speed micro DMA start vector value set in the interrupt controller. The high-speed micro DMA has four channels so that it can be set for up to four types of interrupt source.

When a high-speed micro DMA interrupt is accepted, data is automatically transferred from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented. If the value in the counter after decrementing is other than 0, high-speed micro DMA processing is completed; if the value in the counter after decrementing is 0, general-purpose interrupt processing is performed. In read-only mode, which is provided for DRAM refresh, the value in the counter is ignored and dummy read is repeated.

32-bit control registers are used for setting transfer source/destination addresses. However, the TLCS-900 has only 24 address for output. A 16M-byte space is available for the high-speed micro DMA.


There are two data transfer modes: one-byte mode and one-word mode. Incrementing, decrementing, and fixing the transfer source/destination address after transfer can be done in both modes. Therefore data can easily be transferred between I/O and memory and between I/Os. For details of transfer modes, see the description of transfer mode registers.

The transfer counter has 16 bits, so up to 65536 transfers (the maximum when the initial value of the transfer counter is 0000H) can be performed for one interrupt source by high-speed micro DMA processing.

After the data transfered by the μ DMA function, the transfer counter was decreased.

When this counter is "0"H, the processor operates general interrupt processing. At this time, if the same channel of interrupt is required next interrupt, the transfer counter starts from 65536.

Interrupt sources processed by high-speed micro DMA processing are those with the high-speed micro DMA start vectors listed in Table 3.3 (1).




96C141B-14

The following timing chart is a high-speed μ DMA cycle of the Transfer Address INC rement mode (the other mode except the Read -only mode is same as this)

(Condition : MIN mode, 16bit Bus width for 16M Byte, 0 wait)

(2) Register configuration (CPU control register)



These Control Register can not be set only "LCD cr, r" instruction.

TOSHIBA

(3) Transfer mode register details

Note:

(D	MAI	M0 t	o 3)		
0	0	0	0	Mode Note : When specifying values for this register, set the upper 4 bits to 0.	
				execution tim	ne (Min.) @20MHz
	1	1	¥	- Z: 0 = byte transfer, 1 = word transfer	•
0	0	0	Ζ	Transfer destination address INC mode for I/O to memory	16 states
				(DMADn +) ← (DMASn) DMACn←DMACn – 1	(1.6µs)
				if DMACn = 0 then INT.	
0	0	1	Ζ	Transfer destination address DEC mode for I/O to memory	16 states
				$(DMADn -) \leftarrow (DMASn)$ DMACn \leftarrow DMACn - 1	(1.6µs)
				if DMACh = 0 then INT.	(1.0µ3)
0	1	0	Ζ	Transfer source address INC mode for I/O to memory	16 states
				$(DMADn) \leftarrow (DMASn +)$ DMACn \leftarrow DMACn - 1	(1.6
				if DMACh = 0 then INT.	(1.6µs)
0	1	1	Ζ	Transfer source address DEC mode for I/O to memory	16 states
				$(DMADn) \leftarrow (DMASn -)$	(1.6
				DMACn←DMACn – 1 if DMACn = 0 then INT.	(1.6µs)
1	0	0	Z	Fixed address mode	16 states
				$(DMADn) \leftarrow (DMASn)$	
				DMACn←DMACn−1 if DMACn = 0 then INT.	(1.6µs)
1	0	1	0	Read-only mode for DRAM refresh	14 states
				Dummy← (DMASn) ; Reads 4 bytes.	
				DMASn←DMASn+4 ; Increments lower word only. DMACn←DMACn – 1	(1.4µs)
1	0	1	1	Counter mode for interrupt counter	11 states
				DMASn←DMASn + 1	
			~	$DMACn \leftarrow DMACn - 1$	(1.1µs)
			$\overline{\mathcal{A}}$	if DMACn = 0 then INT.	(1 state = 100ns)

(1 state = 100 ns)

This condition is 16-bit bus width and 0 wait of source / destination address space.

n : corresponds to high-speed µDMA channels 0 to 3. DMADn+/DMASn+ : Post-increment (Increments register value after transfer.)

DMADn -/ DMASn - : Post-decrement (Decrement register value after transfer.)

All address space (the space for system mode) can be accessed by high-speed μ DMA. Do not use undefined codes for transfer mode control.

<Usage of read only mode (DRAM refresh)>

When the hardware configuration is as follows:

DRAM mapping size: =1MB DRAM data bus size: =8 bits

DRAM mapping address range: = 100000H to 1FFFFFH

Set the following registers first; refresh is performed automatically.

① Register initial value setting

LD	XIX, 100	000H	
LDC	DMAS0,	XIX	•

- DMASO, XIX ... mapping start address
- LD A,00001010B
- LDC DMAM0, A
- ··· read only mode (for DRAM refresh)
- ② Timer setting

Set the timers so that interrupts are generated at intervals of 62.5μ s or less.

③ Interrupt controller setting

Set the timer interrupt mask higher than the other interrupts mask. Write the above timer interrupt vector value in the High-Speed μ DMA start vector register, DMA0V.

(Operation description)

The DRAM data bus is an 8-bit bus and the high-speed micro DMA is in read-only mode (4 bytes), so refresh is performed for four times per interrupt.

When a 512 refresh/8ms DRAM is connected, DRAM refresh is performed sufficiently if the high-speed micro DMA is started every $15.625\mu s \times 4 = 62.4\mu s$ or less, since the timing is $15.625\mu s/refresh$.

(Overhead)

Each processing time by the high-speed micro DMA is $1.8\mu s$ (18 states) @20 MHz with an 8-bit data bus.

In the above example, the micro DMA is started every $62.5\mu s$, $1.8\mu s/62.5\mu s = 0.029$; thus, the overhead is 2.9%.

(Note)

When the Bus is released ($\overline{\text{BUSAK}}$ ="0") which must wait to accept the interrupt, DRAM refresh is not performed because of the high-speed μ DMA is generated by an interrupt.

3.3.3 Interrupt Controller

Figure 3.3.3 (1) is a block diagram of the interrupt circuits. The left half of the diagram shows the interrupt controller; the right half includes the CPU interrupt request signal circuit and the HALT release signal circuit.

Each interrupt channel (total of 20 channels) in the interrupt controller has an interrupt request flip-flop, interrupt priority setting register, and a register for storing the high-speed micro DMA start vector. The interrupt request fip-flop is used to latch interrupt requests from peripheral devices. The flip-flop is cleared to 0 at reset, when the CPU reads the interrupt channel vector after the acceptance of interrupt, or when the CPU executes an instruction that clears the interrupt of that channel (writes 0 in the clear bit of the interrupt priority setting register).

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

```
INTEOAD \leftarrow \dots 0 \dots Zero-clears the INTO Flip Flop.
```

The status of the interrupt request flip-flop is detected by reading the clear bit. Detects whether there is an interrupt request for an interrupt channel.

The interrupt priority can be set by writing the priority in the interrupt priority setting register (eg, INTE0AD, INTE45, etc.) provided for each interrupt source. Interrupt levels to be set are from 1 to 6. Writing 0 or 7 as the interrupt priority disables the corresponding interrupt request. The priority of the non-maskable interrupt (\overline{NMI} pin, watchdog timer, etc.) is fixed to 7. If interrupt requests with the same interrupt level are generated simultaneously, interrupts are accepted in accordance with the default priority (the smaller the vector value, the higher the priority).

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value $\langle IFF2 \text{ to } 0 \rangle$ set in the Status Register by the interrupt request signal with the priority value sent; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR $\langle IFF2 \text{ to } 0 \rangle$. Interrupt requests where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine. When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR $\langle IFF2 \text{ to } 0 \rangle$.

The interrupt controller also has four registers used to store the high-speed micro DMA start vector. These are I/O registers; unlike other high-speed micro DMA registers (DMAS, DMAD, DMAM, and DMAC), they can be accessed in either normal or system mode. Writing the start vector of the interrupt source for the high-speed micro DMA processing (see Table 3.3.(1)), enables the corresponding interrupt to be processed by high-speed micro DMA processing. The values must be set in the high-speed micro DMA processing.




Figure 3.3.3 (1) Block Diagram of Interrupt Controller

(1) Interrupt priority setting register

1

Indicates interrupt request.


. ¹		_		_	: -	-	au-mourry			1
Symbol	Address	7	6 3	5	: 4	3	: 2	<u> </u>	: 0	
			INT				•			←Interrupt sou
INTE0AD	0070H	IADC	IADM2		IADM0	10C	: I0M2	: 10M1	IOMO	←bit Symbol
		R/W		W		R/W	- <u></u>	(<u> </u>	<u> </u>	←Read/Writ
		0	0	0	0	0	0	<u> </u>	0	←After reset
			<u>. IN</u>					<u>N4</u>		
INTE45	0071H	15C	15M2	15M1	15M0	14C	14M2	<u>14M1</u>	I4M0	
		R/W		W		R/W		<u> </u>		
		0	0	v	0	0	0	0	0	
					·	4	· ~ ~	IT6		
INTE67	0072H	17C	17M2	I7M1	: I7M0	16C	: I6M2	I6M1	<u>: 16M0</u>	
		R/W		W	:	R/W		W	4	$\langle \rangle$
		0	0	-	0	((_0/		0	(\bigcirc)	
			INTT1 (1					Timer0)	50	\mathcal{D}
INTET10	0073H	IT1C	IT1M2	IT1M1	IT1M0	ITOC	IT0M2		TITOMO	
		R/W		W	. 4	R/W		W	\rightarrow	
		0	0	0	: 0	0	0	<u>:(()</u>	0	
			NTT3 (Time				INTT2 (Tim			
INTEPW10	0074H	IPW1C	IPW1M2	IPW1M1	IPW1M0	IPW0C	IPW0M2	IPW0M1	[IPW0M0	
	007411	R/W		(R/W	<u> </u>	<u>w</u>		
		0	0	0	0	0	- 0	<u> </u>	0	
			INTTR5 (TREG5)	\sim		INTTR4	(TREG4)		
INTET54	0075H	IT5C	IT5M2	-IT2M1	🔆 IT5M0	<tt4c< td=""><td>IT4M2</td><td>IT4M1</td><td>IT4M0</td><td></td></tt4c<>	IT4M2	IT4M1	IT4M0	
		R/W		W	~	R/W	<u> </u>	W		
		0	0))	0	0	0/	0	0	
			INTTR7 (TREG7)	-	~	INTTR6	(TREG6)	-	
INTET76	0076H	IT7C	IT7M2	IT7M1	IT7M0	NT6C	IT6M2	IT6M1	IT6M0	
	007011	R/W		w		R/W		W		
		0		0	<u> </u>	$\langle 0 \rangle$. 0	0	0	
						/	INT	RX0		
INTES0	0077H	ITXŬC	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0	
) R/W		<u>∧</u> w	$\left(\left(\right) \right)$	R/W		W	-	
	$\langle \langle \rangle$	0	0	0	$\langle 0 \rangle$	0	0	0	0	
			INT	ГХ1			INT	RX1		
INTES1	0078H	TX1C	ITX1M2	ITX1M1	TX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0	
INTEST	00760	R/W		w		R/W		W		
\sim	7	0	0	9	0	0	0	0	0	
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	7 /			$\sim$	/					-
		<b>-</b>								
$-(\bigcirc$		1	$\overline{\mathbb{A}}$							
IxxM2	IxxM1	IxxM			Function	. ,				
0	0	9			errupt requ					
0	0				t request l					
0 1 0 Sets interrupt requi 0 1 1 Sets interrupt requi										
0	1 0	1 Sets interrupt 0 Sets interrupt								
$>_1$	0				t request lo					
1	1	0			t request l					
1 1 1 Prohibits inter										
					· ·				7	
IxxC		Function	(Read)			Function	on (Write)			
0	Indica	tes no inte	errupt real	uest.	Clear	s interru	pt request	flag.		
-	Indicates no interrupt request.				+					

(Read-modify-write prohibited.)

----- Don't care -----

# TOSHIBA

#### (2) External interrupt control



# TOSHIBA

### (3) High-speed micro DMA start vector

When the CPU reads the interrupt vector after accepting an interrupt, it simultaneously compares the interrupt vector with each channel's high-speed micro DMA start vector (bits 4 to 8 of the interrupt vector). When both match, the interrupt is processed in high-speed micro DMA mode for the channel whose value matched.

If the interrupt vector matches more than one channel, the channel with the lower channel number has a higher priority.

			Micro	DMA0 St	art Vecto	or (re	ad-modify-	write is not p	oossible.)
	/	7	6	5	4		2	1	0
DMA0V	bit Symbol	$\sim$			DMA0V8	DMA0V7	DMA0V6	DMA0V5	DMA0V4
(007CH)	Read/Write				$\overline{\alpha}$	$\sum$	w	45 \	>
	After reset				0	))o	$\langle 0 \rangle$	$\bigcirc$	0
			Micro 🛛	DMA1 Sta	art Vecto	o <b>r</b> (re	ad-modify-	write is not p	possible.)
	/	7	6	5	4	3		1	0
DMA1V	bit Symbol			$\mathbb{Z}$	DMA1V8	DMA1V7	DMA1V6	DMA1V5	DMA1V4
(007DH)	Read/Write			$\langle \rangle$	$\sim$	((	7/w		
	After reset			$\langle \rangle$	0		Q	0	0
			Micro [	DMA2 Sta	art Vecto	or (re	ead-modify-	write is not _l	possible.)
	/	7	6	5	4	3	2	1	0
DMA2V (007EH)	bit Symbol		$\mathcal{A}$	$\rightarrow$	DMA2V8	DMA2V7	DMA2V6	DMA2V5	DMA2V4
	Read/Write	(	$C \wedge$		$\frown$		W		
	After reset		$\bigcirc$		0	0	0	0	0
		(77)	Micro D	DMA3 Sta	art Vecto	or (re	ad-modify-	write is not _l	possible.)
	$\searrow$		6	5	4	3	2	1	0
DMA3V	bit Symbol		$\sim$		DMA3V8	DMA3V7	DMA3V6	DMA3V5	DMA3V4
(007FH)	Read/Write			$\backslash \backslash$			W		
	After reset	$\searrow$	$\langle \langle \rangle$		0	0	0	0	0

96C141B-22

(4) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently of each other. Therefore, if the instruction used to clear an interrupt request flag of an interrupt is fetched before the interrupt is generated, it is possible that the CPU might execute the fetched instruction to clear the interrupt request flag while reading the interrupt vector after accepting the interrupt. If so, the CPU would read the default vector 00A0H and start the interrupt processing from the address 80A0H.

To avoid this, make sure that the instruction used to clear the interrupt request flag comes after the DI instruction.

In addition, take care as the following three circuits are exceptional and demand special attention.

INT0 level mode	INTO in level mode is not an edge-detect interrupt, so the interrupt request flip-flop function is canceled. The peripheral interrupt request bypasses the S input of the flip-flop, and acts as the Q output. Changing modes from edge to level automatically clears the interrupt request flag. If the CPU enters the interrupt response sequence as a result of setting INTO from 0 to 1, INTO must be held at 1 until the interrupt response sequence is completed. If the INTO level mode is used to release a halt, INTO must be held at 1 from the time INTO changes from 0 to 1, to the time when the halt is released. (Ensure that INTO does not go back 0 due to noise before the halt is released.) When switching modes from level to edge, any interrupt request flag set in level mode is not cleared. Accordingly, clear the interrupt request flag using the following sequence.
	DI LD (IIMC), 00H ; Switches from level to edge. LD (INTE0AD), 00H ; Clears interrupt request flag. Fl
INTAÐ	The interrupt request flip-flop can only be cleared by reset or by reading the A/D conversion result register, not by an instruction.
INTRX	The interrupt request flip-flop can only be cleared by reset or by reading the serial channel receive buffer, not by an instruction.
	ving instructions or pin changes are equivalent to instructions that nterrupt request flag. Instructions that switch to level mode after an interrupt request is

#### 3.4 Standby Function

When the HALT instruction is executed, the TMP96C141BF enters RUN, IDLE, or STOP mode depending on the contents of the HALT mode setting register.

- (1) RUN : Only the CPU halts; power consumption remains unchanged.
- (2) IDLE : Only the built-in oscillator operates, while all other built-in circuits halt. Power consumption is reduced to 1/10 or less than that during normal operation.
- (3) STOP : All internal circuits including the built-in oscillator halt. This greatly reduces power consumption.

The states of the port pins in STOP mode can be set as listed in Table 3.4 (1) using the I/O register WDMOD < DRVE > bit.

								<u> </u>	
		7	6	5	4	23	2	~Y/)	0
WDMOD	bit Symbol	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE
(005CH)	Read/Write			2(	R/	W	(S)		
	After reset	1	0	0	0	0	0	0	0
		1 : WDT	00 : 2 ¹⁶ /	fc	Warming	Standby mo	de	1 : Connects	1 : Drive
		Enable	01:2 ¹⁸ /	fc	uptime	00: RUN	mode	watchdog	pin even
	Function		10:2 ²⁰ /	rfc	0 : 2 ¹⁴ / fc	01:STO	P mode	timer	in STOP
			11:222		1:2 ¹⁶ /fc		mode		mode.
			[ ] ] =	1.1	1.2 /10			RESET pin	
			Dete	ction time		11: Dor	it care	internally.	

When STOP mode is released by other than a reset, the system clock output starts after allowing some time for warming up set by the warming-up counter for stabilizing the built-in oscillator. To release STOP mode by a reset, it is necessary to allow a reset time long enough to allow the oscillator to stabilize.

To release standby mode, a reset or an interrupt is used. To release IDLE or STOP mode, only an interrupt by the  $\overline{\text{NMI}}$  or INT0 pin, or a reset can be used. The details are described below.

- Note: Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.)
  - If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

standby herease by internape						
Interrupt level Standby mode	Interrupt mask (IFF2 to 0) ≦ interrupt request level	Interrupt mask (IFF2 to 0) >interrupt request level				
RUN	Can be released by any interrupt. After standby mode is released, interrupt processing starts. (Note)	Can only be released by INT0 pin. Processing resumes from address next to HALT instruction.				
IDLE	Can only be released by NMI or INTO pin. After standby mode is released, interrupt processing starts. (Note)					
STOP	↑ (Note)					

Table 3.4 (1) Pin states in STOP mode							
Pin name	I/O	96C1	41BF	96CM40 / 96PM40			
Finname			DRVE = 1	DRVE = 0	DRVE = 1		
P0 (AD0 to AD7)	Input mode / AD0 to 7 Output mode	- ×	- ×		– Output		
P1 (AD8 to AD15)	Input mode / AD8 to 15 Output mode / A8 to 15	- ×	- <del>-</del> (7)		– Output		
P2	Input mode Output mode / A0 to 7, A16 to 23	PD* PD*	PD* Output	PD* PD*	PD* Output		
P30 (RD), P31 (WR)	Output	-	"1" Output	-	Output		
P32 to P37	Input mode Output mode	PU PU	PU Output				
P40, P41	Input mode Output mode	PU* PU*	PU Output		$\searrow$		
P42 (CS2 / CAS2)	Input mode Output mode	PD* PD*	PD Output		$\widehat{\mathcal{D}}$		
P5	Input	$\langle \rangle$	- 6	7	/		
P6	Input mode Output mode	PU* PU*	PU Output	$\mathcal{D}^{\mathbf{r}}$			
P7	Input mode Output mode	PU* PU*	PU Output	)	_		
P80 to P86	Input mode Output mode	PU* PU*	PU Output				
P87 (INT0)	Input mode Output mode	PU PU	PU Output				
P9	Input mode Output mode	PU* PU*	PU Output				
NMI	Input	Input	Input				
WDTOUT	Output	Output	Output				
ALE	Output	"0"	"0"				
СLК	Output	V -	"1"				
RESET	Input	Input	Input				
EA	Input	Input	Input				
X1	Input	-	_				
X2	Output	"1"	"1"				

Table 3.4 (1) Pin states in STOP mode

-Input : Input :

PU

PD

x

Input for input mode/input pin is invalid; output mode/output pin is at high impedance.

Input enable state

: Input gate in operation. Fix input voltage to 0 or 1 so that input pin stays constant.

Output : Output state

Programmable pull-up pin. Fix the pin to avoid through current since the input gate operates when a pull-up resistor is not set.

Programmable pull-down pin. Fix the pin like a pull-up pin when a pull-down resistor is not set.

Input gate disable state. No through current even if the pin is set to high impedance.

: Cannot set.

Note : Port registers are used for controlling programmable pull-up/pull-down. If a pin is also used for an output function (eg, TO1) and the output function is specified, whether pull-up or pull-down is selected depends on the output function data. If a pin is also used for an input function, whether pull-up or pull-down is selected depends on the port register setting value only.

#### **Functions of Ports** 3.5

The TMP96C141BF, TMP96C041BF has 47 bits for I/O ports.

These port pins have I/O functions for the built-in CPU and internal I/Os as well as general-purpose I/O port functions. Table 3.5 lists the function of each port pin.

Port name	Pin name	Number of pins	able 3.5 F Direction	R	Direction setting unit	↓ = With programmable pull-down Pin name for built-in function
Port2	P20 to P27	8	I/O	V	Bit	A0 to A7/A16 to A23
Port3	P32	1	I/O	1	Bit	HWR
	P33	1	I/O	1	Bit	WAIT
	P34	1	I/O	1	Bit	BUSRQ
	P35	1	I/O	1	Bit	BUSAK
	P36	1	I/O	↑	Bit	R/W 🛇
	P37	1	I/O	↑	Bit	RAS
Port4	P40	1	I/O	11	Bit	CSO / CASO
	P41	1	I/O	1	Bit	CS1/CAS1
	P42	1	I/O	Ì	Bit	CS2/CAS2
Port5	P50 to P53	4	Input		(Fixed)	ANO to AN3
Port6	P60 to P67	8	I/Q	Ż	Bit	PG00 to PG03, PG10 to PG13
Port7	P70	1	1/0	<b>I</b> ↑	Bít	10
	P71	1	1/0	Dr.	Bit	TO1
	P72	1	((1/0))	Ì ↑	Bit	702
	P73	1	1/0	↑	Bit	тоз
Port8	P80	1 ( (	~ <\/o	↑	Bit	TI4/INT4
	P81	1	)i/o	↑	Bit	TI5/INT5
	P82		<u> </u>	↑	Bit	TO4
	P83		I/O	ĺ ↑	Bit	TO5
	P84	(1)	I/O	Ń	Bit	TI6/INT6
	P85		1/0	11	Bit	TI7/INT7
	P86	1	1/0	١Ň	Bit	TO6
	P87	1	_1/0	Ì	Bit	INTO
Port9	P90	2 1	1/0	↑	Bit	TXD0
$\sim$	P91	1	I/O	l↑	Bit	RXD0
2	P92	1	, I/O	₽'n.	Bit	CTS0/SCLK0
	P93	1	7 1/0	ĺ↑	Bit	TXD1
. (C	P94	1	I/O	↑	Bit	RXD1
$< \prime \prime$	P95	1	1/O	ΙŤ	Bit	SCLK1

.... tor)

		I/O port Setting		X : D(	on't care
Port	Pin Name	Port (I/O) or Function	I/	O Registe	
			Pn	PnCR	PnFC
Port 2	P2 (0 : 7)	Input Port (No Pull-down)	1	(0)	$\geq$
		Input Port (With Pull-down)	0		- /
		Output Port	×		
		A (0 : 7) Output	$1 \vee$	0	1
		A (16 : 23) Output	$\langle \rangle$		0
Port 3	P3 (2 : 7)	Input Port (No Pull-up)		0	0
		Input Port (With Pull-up)	Ś	0	0
		Output Port	×	1	6
	P32	HWR Output	×	1	
	P33	WAIT Input (No Pull-up)	0	0	
		WAIT Input (With Pull-up)	√ 1	0	
	P34	BUSRQ Input (No Pull-up)	0 <	d C	$\overline{(}$
		BUSRQ Input (With Pull-up)	1	2	/1)
	P35	BUSAK Output	×	$\mathcal{I}$	
	P36	R/W Output	× ((		1
	P37	RAS Output	×		1
Port 4	P4 (0 : 1)	Input Port (No Pull-up)	þ	ģ	0
		Input Port (With Pull-up)	((1// <	0	0
		Output Port	×	/ 1	0
	P42	Input Port (No Pull-down)	1	0	0
		Input Port (With Pull-down)	Ò	0	0
		Output Port	×	1	0
	P40	CSO Output (Note 1)	×	1	1
	P41	CS1 Output (Note 1)	×	1	1
	P42	CS2 Output (Note 1)	×	1	1
Port 5	P5 (0 : 3)	Input Port	×	_	_
	$( \cap$	AN (0 : 3) Input (Note 2)	×		
Port 6	P6 (0 : 7)	Input Port (No Pull-up)	0	0	0
	( )	Input Port (With Pull-up)	1	0	0
		Output Port	x	1	0
		PGn Output	x	1	1
Port 7	P7 (0 : 3)	Input Port (No Pull-up)	0	0	0
		Input Port (With Pull-up)	1	0	0
$\sim$ 7		Output Port	×	1	0
	P70	TIO Input (No Pull-up)	0	0	_
	$\subseteq$	TIO Input (With Pull-up)	1	0	
	P71	TO1 Output	×	1	1
	P72	TO2 Output	×	1	1
$\sim$	P73 ( (	TO3 Output	×	1	1

Note 1: The function of P40 to P42 (CSO to CS2, CASO to CAS2) is selected using CS/WAIT control register BnCS < BnCAS >.

Note 2: Select the input channels for the A/D converter in ADMOD<ADCHn>.

Port	Pin Name	Port (I/O) or Function	1/	O Registe	er
			Pn <	PnCR	PnFC
Port 8	P8 (0 : 7)	Input Port (No Pull-up)	0	0	0
		Input Port (With Pull-up)	1	0	0
		Output Port	×	(1)	<ul><li>✓ 0</li></ul>
	P80	TI4/INT4 Input (No Pull-up)	0	6	
		TI4/INT4 Input (With Pull-up)	1( ( /	/ <b>(</b> )	_
	P81	TI5/INT5 Input (No Pull-up)		$\mathcal{I}_{0}$	
		TI5/INT5 Input (With Pull-up)		0	-
	P84	TI6/INT6 Input (No Pull-up)	$\left( 0\right) \right)$	> 0	
		TI6/INT6 Input (With Pull-up)	Y	0	-
	P85	TI7/INT7 Input (No Pull-up)	0	0	$\bigcirc$
		TI7/INT7 Input (With Pull-up)	$\sim$	0 (	$1( \sim)$
	P82	TO4 Output	×	1 (2)	Z
	P83	TO5 Output	×	1	$\langle \gamma \rangle$
	P86	TO6 Output	$\times \bigcirc$		
	P87	INTO Input (No Pull-up)	0	Q	1
	(Note 3)	INTO Input (With Pull-up)	1	$\supset 0$	<u> </u>
Port 9	P9 (0 : 5)	Input Port (No Pull-up)	0 ( (	0	0
		Input Port (With Pull-up)	1	~0/	0
		Output Port	X		0
	P90	TXD0 Output		) 1	1
	P93	TXD1 Output	X	1	1
	P91	RXD0 Input (No Pull-up)	0	0	_
		RXD0/nput (With Pull-up)	) 1	0	_
	P94	RXD1 Input (No Pull-up)	//0	0	_
		RXD1 Input (With Pull-up)	/ 1	0	_
	P92	SCLK0 Output	×	1	1
		CTS0/SCLK0 Input (No Pull-up)	0	0	0
		CTS0/SCLK0 Input (With Pull-up)	1	0	0
	P95	SCLK1 Output	×	1	1
		SCLK1 Input (No Pull-up)	0	0	0
	(/)	SCLK1 Input (With Pull-up)	1	0	0

Note 3: When P87 pin is used as INT0 pin, set IIMC<I0IE>to "1". (input enable)

Resetting makes the port pins listed below function as general-purpose I/O ports. I/O pins programmable for input or output function as input ports.

To set port pins for built-in functions, a program is required.

**Bus release function** 

TMP96C141B has the internal pull-up and pull-down resistors to fix the bus control singnals at bus release.

Show the table 3.5(1) of pin condition at bus release ( $\overline{BUSAK} = 0$ ).

nin nomo	the status o	f pins at bus release
pin name	port mode	function mode
AD0 to AD7 AD8 to AD15		these pins are "Hz".
RD WR		these pins are "Hz". ("Hz" status after these pins drived high level)
P32 (HWR) P37 (RAS)	The status is no change. (these pins are not "Hz".)	The output buffer is "OFF" after these pins drived high. These pins are added the internal resistor of pull-up/It's no relation for the value of output latch.
P36 (R/W) P40 (CS0/CAS0) P41 (CS1/CAS1)		Ť
P42 (CS2/CAS2)	$\int \int $	(*) ↑
P20 to P27 (A16 to 23)		The output buffer is "OFF" after these pins drived low. These pins are added the internal resistor of pull-down. It's no relation for the value of output latch.

Table 3.5 (1) The condition of pins at the bu	us release ( $\overline{\text{BUSAK}} = "L"$ )
-----------------------------------------------	------------------------------------------------

(*) P42 has the resistor of programmable pull-down, but when the bus are released, P42 pin is added a resistor of pull-up.

That is, when it is used for bus release (BUSAK = 0), the pins of below need pull-up or pull-down resistor for an external circuit.

AD0 to AD7 AD8 to AD15 RD WR Case of the bus release function; show a sample of external bus interface in the Fig.3.5.

When the bus is released, both internal memory and internal I/O can not be accessed. But the internal I/O continues to run. So, the watchdog timer also continues to run. Therefore, be care about bus releasing time and set the detection time of WDT.




Fig.3.5 Example of the interface circuit (The case of using bus releasing function)



## 3.5.1 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose I/O port. I/O can be set on bit basis using the control register P2CR and function register P2FC. Resetting resets all bits of output latch P2, control register P2CR and function register P2FC to 0. It also sets Port 2 to input mode and connects a pull-down resistor. To disconnect the pull-down resistor, write 1 in the output latch.

In addition to functioning as a general-purpose I/O port, Port 2 also functions as an address data bus (A0 to 7) and an address bus (A16 to 23). Setting to address bus, set P2CR and P2FC register in a row.





Figure 3.5 (1) Port 2




### 3.5.2 Port 3 (P30 to P37)

Port 3 is an 6-bit general-purpose I/O port.

I/O can be set on a bit basis. I/O is set using control register P3CR and function register P3FC. Resetting resets all bits of output latch P3 to 1, control register P3CR (bits 0 and 1 are unused) and function register P3FC (bit 3 is unused) to 0. Resetting also sets P32 to P37 to input mode, and connects a pull-up resistor.

In addition to functioning as a general-purpose I/O port, Port 3 also functions as an I/O for the CPU's control/status signal.







Figure 3.5 (4) Port3 (P33, P34)



Note: When P33/WAIT pin is used as a WAIT pin, set P3CR<P33C> to "0" and Chip Select / WAIT control register <BnW1, 0> to "10".

Figure 3.5 (5) Registers for Port 3

#### 3.5.3 Port 4 (P40 to P42)

Port 4 is a 3-bit general-purpose I/O port. I/O can be set on a bit basis using control register P4CR and function register P4FC. Resetting does the following:

- Sets the P40 and P42 output latch registers to 1.
- Resets all bits of the P42 output latch register, the control register P4CR, and the function register P4FC to 0.
- Sets P40 and P41 to input mode and connects a pull-up resistor.
- Sets P42 to input mode and connects a pull-down resistor.

In addition to functioning as a general-purpose I/O port, Port 4 also functions as a chip select output signal ( $\overline{\text{CS0}}$  to  $\overline{\text{CS2}}$  or  $\overline{\text{CAS0}}$  to  $\overline{\text{CAS2}}$ ).




Figure 3.5 (6) Port 4





Figure 3.5 (7) Registers for Port 4

290591

## 3.5.4 Port 5 (P50 to P53)





Note : The input channel selection of A/D Converter is set by A/D Converter mode register ADMOD.



## 3.5.5 Port 6 (P60 to P67)


Port 6 is an 8-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 6 as an input port and connects a pull-up resistor. It also sets all bits of the output latch to 1. In addition to functioning as a general-purpose I/O port, Port 6 also functions as a pattern generator PG0/PG1 output. PG0 is assigned to P60 to P63; PG1, to P64 to P67. Writing 1 in the corresponding bit of the port 6 function register (P6FC) enables PG output. Resetting resets the function register P6FC value to 0, and sets all bits to ports.






## 3.5.6 Port 7 (P70 to P73)


Port 7 is a 4-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 7 as an input port and connects a pull-up resistor. In addition to functioning as a general-purpose I/O port, Port 70 also functions as an input clock pin TI0; Port 71 as an 8-bit timer output (TO1), Port 72 as a PWM0 output (TO2), and Port 73 as a PWM1 output (TO3) pin. Writing 1 in the corresponding bit of the Port 7 function register (P7FC) enables output of the timer. Resetting resets the function register P7FC value to 0, and sets all bits to ports.






## 3.5.7 Port 8 (P80 to P83)

Port 8 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis. Resetting sets Port 8 as an input port and connects a pull-up resistor. It also sets all bits of the output latch register P8 to 1. In addition to functioning as a general-purpose I/O port, Port 8 also functions as an input for 16-bit timer 4 & 5 clocks, an output for 16-bit timer F/F 4, 5, & 6 output, and an input for INTO. Writing 1 in the corresponding bit of the Port 8 function register (P8FC) enables those functions. Resetting resets the function register P8FC value to 0 and sets all bits to ports.






# TOSHIBA

## (2) P87 (INT0)

Port 87 is a general-purpose I/O port, and also used as an INTO pin for external interrupt request input.



# TOSHIBA




Figure 3.5 (16) Registers for Port 8

#### 3.5.8 Port 9 (P90 to P95)

Port 9 is a 6-bit general-purpose I/O port. I/Os can be set on a bit basis.

Resetting sets Port 9 to an input port and connects a pull-up resistor.

It also sets all bits of the output latch register to 1.


In addition to functioning as a general-purpose I/O port, Port 9 can also function as an I/O for serial channels 0 and 1. Writing 1 in the corresponding bit of the port 9 function register (P9FC) enables this function.

Resetting resets the function register value to 0 and sets all bits to ports.

#### (1) Port 90 and 93 (TXD0/TXD1)


Ports 90 and 93 also function as serial channel TXD output pins in addition to I/O ports.

They have a programmable open drain function.




#### (2) Ports 91 and 94 (RXD0, 1)

Ports 91 and 94 are I/O ports, and also used as RXD input pins for serial channels.



## (3) Port 92 (CTS0/SCLK0)


Port 92 is an I/O port, and also used as a CTSO input pin for serial channel0. Additionally, the CTSO pin, and also as a SCLKO I/O port.




## TOSHIBA

## (4) Port 95 (SCLK1)

Port 95 is a general-purpose I/O port. It is also used as an SCLK1 I/O pin for serial channel 1.





# Note: To set the TxD pin to open drain, write 1 in bit 0 (for TxD0 pin) or bit 1 (for TxD1 pin) of the ODE register.

P91/RXD0, P94/RXD1 pins do not have a register changing PORT/FUNCTION. Therefore this is the same as P70/TI0 pin.

Figure 3.5 (21) Registers for Port 9

3.6 Chip Select / Wait Control

TMP96C141B has a built-in chip select / wait controller used to control chip select  $(\overline{CS0} \text{ to } \overline{CS2} \text{ pins})$ , wait  $(\overline{WAIT} \text{ pin})$ , and data bus size (8 or 16 bits) for any of the three block address areas.

3.6.1 Control Registers

Table 3.6.(1) shows control registers.

One block address areas are controlled by 1-byte CS/WAIT control registers (B0CS, B1CS, and B2CS). Registers can be written to only when the CPU is in system mode (there are two CPU modes: system and normal). The reason is that the settings of these registers have an important effect on the system.

(1) Enable

Control register bit 7 (B0E, B1E, and B2E) is a master bit used to specify enable (1) / disable (0) of the setting.

Resetting sets B0E and B1E to disable (0) and B2E to enable (1).

(2) System only specification

Control resgister bit 6 (B0SYS, B1SYS, and B2SYS) is used to specify enable / disable of the setting depending on the CPU operating mode (system or normal). Setting this bit to 0 enables setting (Address space for  $\overline{CS}$ , Wait state, Bus size, etc.) regardless of the CPU operating mode; setting it to 1 enables setting in system mode but disables setting in normal mode.

Resetting clears bit 6 to 0.

Bit 6 is mainly used when external memory data should not be accessed in normal mode (ie, for system mode only memory data for the operating system).

(3) CS/CAS Waveform select

Control register bit 5 (B0CAS, B1CAS, and B2CAS) is used to specify waveform mode output from the chip select pin ( $\overline{\text{CS0}/\text{CAS0}}$  to  $\overline{\text{CS2}/\text{CAS2}}$ ). Setting this bit to 0 specifies  $\overline{\text{CS0}}$  to  $\overline{\text{CS2}}$  waveforms; setting it to 1 specifies CAS0 to CAS2 waveforms.

Resetting clears bit 5 to 0.

#### (4) Data bus size select

Bit 4 (B0BUS, B1BUS, and B2BUS) of the control register is used to specify data bus size. Setting this bit to 0 accesses the memory in 16-bit data bus mode; setting it to 1 accesses the memory in 8-bit data bus mode.

Changing data bus size depending on the access address is called dynamic bus sizing. Table 3.6 (2) shows the details of the bus operation.

(5) Wait control

Control register bits 3 and 2 (B0W1,0; B1W1,0; B2W1,0) are used to specify the number of waits. Setting these bits to 00 inserts a 2-state wait regardless of the  $\overline{WAIT}$  pin status. Setting them to 01 inserts a 1-state wait regardless of the  $\overline{WAIT}$  status. Setting them to 10 inserts a 1-state wait and samples the  $\overline{WAIT}$  pin status. If the pin is low, inserting the wait maintains the bus cycle until the pin goes high. Setting them to 11 completes the bus cycle without a wait regardless of the  $\overline{WAIT}$  pin status.

Resetting sets these bits to 00 (2-state wait mode).

(6) Address area specification

Control register bits 1 and 0 (B0C1,0; B1C1,0; B2C1,0) are used to specify the target address area. Setting these bits to 00 enables settings (CS output, Wait state, Bus size, etc.) as follows:

- * CS0 setting enabled when 7F00H to 7FFFH is accessed.
- * CS1 setting enabled when 480H to 7FFFH is accessed. CS1 setting enable when 80H to 7FFFH is accessed for the TMP96C041B, which does not have a built-in RAM.
- * CS2 setting enabled when 8000H to 3FFFFFH is accessed.

CS2 setting enabled when 10000H to 3FFFFFH is accessed for the TMP96CM40/TMP96PM40, which has built-in 32 Kbyte ROM/PROM..

Setting bits to 01 enables setting for all CS's blocks and outputs a low strobe signal ( $\overline{CS0}/\overline{CAS0}$  to  $\overline{CS2}/\overline{CAS2}$ ) from chip select pins when 400000H to 7FFFFFH is accessed. Setting bits to 10 enables them 800000H to BFFFFFH is accessed. Setting bits to 11 enables them when C00000H to FFFFFFH is accessed.

Code	Name	Address	7	6	5	4	3	2	1	0
			BOE	BOSYS	BOCAS	BOBUS	B0W1	BOWO	B0C1	B0C0
			W	W	W	W	W	W	W	W
	Block0		0	0	0	0	0	0	0	0
BOCS	CS/WAIT	0068H	1:	1:	0:	0:16bit	00: 2W	AIT 🔪	00: 7F00H	l to 7FFFH
	control		CS/CAS	SYSTEM	CS0	Bus	01: 1W	AIT >	01: 40000	0H to
	register		Enable	only	1:	1:8bit	10: 1W	AlT/+/n	10: 80000	0H to
					CAS0	Bus	11:0W	ait 🕖	11: C0000	0H to
	Block1 CS/WAIT control register	0069H	B1E	B1SYS	B1CAS	B1BUS	B1W1	B1W0	B1C1	B1C0
			W	W	W	W	W	Ŵ	W	W
			0	0	0	0	Ó	))0	0	0
B1CS			1:	1:	0:	0:16bit	00: 2W	AIT	*00: 480H	to 7FFFH
			CS/CAS	SYSTEM	CS1	Bus	01: 1W	AIT	01: 4000	00H to
			Enable	only	1:	1:8bit	10: 1W	AlT + n	10: 8000	00H to
				-	CAS1	Bus	11: 0W	AIT	11: C000	00Ĥ to
			B2E	B2SYS	B2CAS	B2BUS	B2W1	B2W0	B2C1	B2C0
B2CS	Block2 CS/WAIT	006AH	VV	W	W	W//	))W	<b>W</b>	$\bigcirc$	W
			1	0	0	9	// 0		$\langle 0 \rangle$	0
			1:	1:	0:	0:16bit	🗌 00: 2W		00; 8000	0H to
	control		CS/CAS	SYSTEM	CS2	Bus	01: 1W		01:4000	000H to
	register		Enable	only	1: ((	1:8bit	10: 1W	AlT + n	10: 8000	000H to
					CAS2	Bus	11: 0W	AIT	) 11: COO	000H to

Table 3.6 (1) Chip select / wait control register

Note :	With only block 2,	enable (16-bit data	a bus, 2-wait	mode) after reset.	2
					r

Operand data	<b>Operand start</b>	Memory data	CPU address	CPU data		
size	address	size		D15 to D8	D7 to D0	
8 bits	2n+0	8 bits	2n + 0	× xxxxx	b7 to b0	
	(even number)	16 bits	2n + 0	XXXXX	b7 to b0	
	2n + 1	8 bits	2n+1	XXXXX	b7 to b0	
	(odd number)	16 bits	2n+1	b7 to b0	XXXXX	
16 bits	2n + 0	8 bits	2n + 0	XXXXX	b7 to b0	
/	(even number)		2n + 1	XXXXX	b15 to b8	
		16 bits	2n+0	b15 to b8	b7 to b0	
	2n+1	8 bits	<b>2</b> n + 1	XXXXX	b7 to b0	
	(odd number)		2n + 2	XXXXX	b15 to b8	
	$\sim$	16 bits	√ 2n+1	b7 to b0	XXXXX	
$\frown$			2n + 2	ххххх	b15 to b8	
32 bits	2n + 0	8 bits	2n + 0	XXXXX	b7 to b0	
$\sim$	(even number)	(7	2n + 1	XXXXX	b15 to b8	
	<		2n + 2	XXXXX	b23 to b16	
			2n + 3	XXXXX	b31 to b24	
	$\land$ (C	16 bits	2n + 0	b15 to b8	b7 to b0	
		$\mathcal{I}$	2n + 2	b31 to b24	b23 to b16	
	2n + 1	8 bits	2n + 1	XXXXX	b7 to b0	
	(odd number)		2n + 2	XXXXX	b15 to b8	
$\sim$	$\sim$		2n + 3	XXXXX	b23 to b16	
			2n + 4	XXXXX	b31 to b24	
		16 bits	2n + 1	b7 to b0	ххххх	
			2n + 2	b23 to b16	b15 to b8	
			2n + 4	ххххх	b31 to b24	

	Table 3	.6 (2)	Dynamic	bus si	izing
--	---------	--------	---------	--------	-------

xxxxx : During a read, data input to the bus is ignored. At write, the bus is at high impedance and the write strobe signal remains non-active.


## 3.6.2 Chip Select Image

An image of the actual chip select is shown below. Out of the whole memory area, address areas that can be specified are divided into four parts. Addresses from 000000H to 3FFFFFH are divided differently: 7F00H to 7FFFH is specified for CS0; 480H to 7FFFH, for CS1; and 8000H to 3FFFFFH, for CS2. The reason is that a device other than ROM (ie, RAM or I/O) might be connected externally.

7F00H to 7FFFH (256 bytes) for CS0 are mapped mainly for possible expansions to external I/O.

480H to 7FFFH (approx. 31 Kbytes) for CS1 are mapped there mainly for possible extensions to external RAM.

8000H to 3FFFFFH (approx. 4 Mbytes) for CS2 are mapped mainly for possible extensions to external ROM. After reset, CS2 is enabled in 16-bit bus and 2-wait. With the TMP96C141B, which does not have a built-in ROM, the program is externally read at address 8000H in this setting (16-bit bus, 2-wait). With the TMP96CM40/TMP96PM40, which has a built-in ROM, addresses from 8000H to FFFFFH are used as the internal ROM area; CS2 is disabled in this area. After reset, the CPU reads the program from the built-in ROM in 16-bit bus, 0-wait mode.



Supplement 1 :

: Access priority is highest for built-in I/O, then built-in memory, and lowest for the chip select/wait controller.

Supplement 2: External areas other than  $\overline{CS0}$  to  $\overline{CS2}$  are accessed in 16-bit data bus (0 wait) mode.

When using the chip select/wait controller, do not specify the same address area more than once. (However, when addresses 7F00H to 7FFFH for CS0 and 480H to 7FFFH for CS1 are specified, in other words, specifications overlap, only the CS0 setting/pin is active.)

Note: When the bus is released ( $\overline{BUSAK} = "0"$ ),  $\overline{CS0}$  to  $\overline{CS2}$  pins are also released (the output buffer is OFF). Refer to  $\lceil$  Note about the bus release  $\rfloor$  in 3.5 Functions of Ports about the state of pins.

#### 3.6.3 Example of Usage

Figure 3.6 (1) is an example in which an external memory is connected to the TMP96C141B. In this example, a ROM is connected using 16 bit Bus; a RAM is connected using 8 bit Bus.




Figure 3.6 (1) Example of External Memory Connection (ROM = 16 bits, RAM & I/O = 8 bits)

Resetting sets pins  $\overline{CS0}$  to  $\overline{CS2}$  to input port mode.  $\overline{CS0}$  and  $\overline{CS1}$  are set high due to an internal pull-up resistor;  $\overline{CS2}$ , low due to an internal pull-down resistor. The program used to set these pins is as follows.

	N			
	$\supset$		$\wedge$	
	P4CR	EQU	∕ <b>0</b> €h	
$\langle (\bigcirc) \rangle$	P4FC	EQU	10H	
	BOCS	>equ	68H	
	B1CS	EQU	69H	
	B2CS	EQU	6AH	
$\sim$	LD	(BOCS)	,90H	; CS0 = 8 bits, 2WAIT, 7F00H to 7FFFH
	LD	(B1CS)	, 9CH	; CS1 = 8 bits, 0WAIT, 480H to 7EFFH
	LD	(B2CS)	,84H	; CS2 = 16 bits, 1WAIT, 8000H to 3FFFFFH
	LD	(P4CR)	,07H	$\overline{CS0},\overline{CS1},\overline{CS2}$ output mode setting
	LD	(P4FC)	,07H	


### 3.6.4 How to Start with an 8-bit Data Bus

Resetting sets the  $\overline{CS2}$  pin low due to an internal pull-down resistor; memory access starts in 16-bit data bus (2-wait) mode. To start in 8-bit data bus mode, a special operation is required. Operation is as described in the example below.

B2CS	EQU	6AH	; CS2 register address
	ORG	8000H	; RESET address
	<u>LDX</u>	(B2CS), 9CH	; CS2 8bit, 0WAIT, 8000H to

After reset, the program reads the LDX(B2CS),9CH instruction in 16-bit data bus mode. LDX is a 6-byte instruction: the 2nd, 4th, and 6th bytes are handled as dummies (ie, only codes in the 1st, 3rd, and 5th bytes are actually used). Even if starting in 8-bit data bus mode, it is possible to program so that the LDX instruction is executed and the CS 2 area (8000H - 3FFFFFH) is accessed in 8-bit data bus mode without any problem.

The above program does not include setting the P42/CS2 pin to output; add a program to set the P4CR and P4FC registers as required.



## 3.7 8-bit Timers

TMP96C141B has two 8-bit timers (timers 0 and 1), each of which can be operated independently. The cascade connection allows these timers to be used as 16-bit timer. The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (2 timers)
- 16-bit interval timer mode (1 timer)
- 8-bit programmable square wave pulse generation (PPG: variable duty with variable cycle) output mode (1 timer)
- 8-bit pulse width modulation (PWM: variable duty with constant cycle) output mode (1 timer)

Figure 3.7 (1) shows the block diagram of 8-bit timer (timer 0 and timer 1). Each interval timer consists of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Besides, one timer flip-flop (TFF1) is provided for pair of timer 0 and timer 1.

Among the input clock sources for the interval timers, the internal clocks of  $\phi$ T1,  $\phi$ T4,  $\phi$ T16, and  $\phi$ T256 are obtained from the 9-bit prescaler shown in Figure 3.7 (2).

The operation modes and timer flip-flops of the 8-bit timer are controlled by three control registers TMOD, TFFCR, and TRUN.




Figure 3.7 (1) Block Diagram of 8-bit Timers (Timers 0 and 1)

## ① Prescaler

This 9-bit prescaler generates the clock input to the 8-bit timers, 16-bit timer/event counters, and baud rate generators by further dividing the fundamental clock (fc) after it has been divided by 4 (fc/4).

Among them, 8-bit timer uses 4 types of clock:  $\phi$ T1,  $\phi$ T4,  $\phi$ T16, and  $\phi$ T256.

This prescaler can be run or stopped by the timer operation control register TRUN < PRRUN>. Counting starts when < PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when < PRRUN> is set to "0". Resetting clears < PRRUN> to "0", which clears and stops the prescaler.




Figure 3.7 (2) Prescaler

## 2 Up-counter

This is an 8-bit binary counter which counts up by the input clock pulse specified by TMOD.

The input clock of timer 0 is selected from the external clock from TI0 pin and the three internal clocks  $\phi$ T1 (8/fc),  $\phi$ T4 (32/fc), and  $\phi$ T16 (128/fc), according to the set value of TMOD register.

The input clock of timer 1 differs depending on the operation mode. When set to 16-bit timer mode, the overflow output of timer 0 is used as the input clock. When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks  $\phi$ T1 (8/fc),  $\phi$ T16 (128/fc), and  $\phi$ T256 (2048/fc) as well as the comparator output (match detection signal) of timer 0 according to the set value of TMOD register.

Example: When TMOD<T10M1,0>=01, the overflow output of timer 0 becomes the input clock of timer 1 (16-bit timer mode).

When TMOD < T10M1,0 > = 00 and TMOD < T1CLK1,0 > = 01,  $\phi$ T1 (8/fc) becomes the input of timer 1 (8bit timer mode).

Operation mode is also set by TMOD register. When reset, it is initialized to TMOD < T01M1, 0 > = 00 whereby the up-counter is placed in the 8-bit timer mode.

The counting and stop & clear of up-counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up-counters will be cleared to stop the timers.

③ Timer register


This is an 8-bit register for setting an interval time. When the set value of timer registers TREGO, TREG1, matches the value of up-counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up-counter overflows.

Timer register TREGO is of double buffer structure, each of which makes a pair with register buffer.

The timer flip-flop controll register TFFCR < DBEN> bit controls whether the double buffer structure in the TREGO should be enabled or disabled. It is disabled when < DBEN>=0 and enabled when they are set to 1.

In the condition of double buffer enable state, the data is transferred from the register buffer to the timer register when the  $2^n - 1$  overflow occurs in PWM mode, or at the PPG cycle in PPG mode. Therefore, during timer mode, the double buffer can not be used.

When reset, it will be initialized to <DBEN>=0 to disable the double buffer. To use the double buffer, write data in the timer register, set <DBEN> to 1, and



write the following data in the register buffer.

Figure 3.7 (3) Configuration of Timer Register 0

Note: Timer register and the register buffer are allocated to the same memory address. When <DBEN>=0, the same value is written in the register buffer as well as the timer register, while when <DBEN>=1 only the register buffer is written.

The memory address of each timer register is as follows.

TREG0: 000022H TREG1: 000023H

All the registers are write-only and cannot be read.

(d) Comparator


5

A comparator compares the value in the up-counter with the values to which the timer register is set. When they match, the up-counter is cleared to zero and an interrupt signal (INTTO, INTT1) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

Timer flip-flop (timer F/F : TFF1)

> The status of the timer flip-flop is inverted by the match detect signal (comparator output) of each interval timer and the value can be output to the timer output pins TO1 (also used as P71).

A timer F/F is provided for a pair of timer 0 and timer 1 and is called TFF1. TFF1 is output to TO1 pin.






Figure 3.7 (5) Timer Mode control Register (TMOD)




Figure 3.7 (6) Timer Flip-flop Control Register (TFFCR)

The operation of 8-bit timers will be described below:

(1) 8-bit timer mode

Two interval timers 0, 1, can be used independently as 8-bit interval timer. All interval timers operate in the same manner, and thus only the operation of timer 1 will be explained below.

① Generating interrupts in a fixed cycle

To generate timer 1 interrupt at constant intervals using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and a cycle to TMOD and TREG1 register, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example : To generate timer 1 interrupt every 40 microseconds at fc=16 MHz, set each register in the following manner.

MSB	LSB	
7654	3210	
TRUN ← - X	0 -	Stop timer 1, and clear it to "0".
TMOD ← 0 0 X X	01	Set the 8-bit timer mode, and select $\phi$ T1 (0.5 $\mu$ s @ fc = 16
	(	MHz) as the input clock.
TREG1 ← 0 1 0 1	0 0 0 0	Set the timer register at 40 $\mu$ s $\phi$ T1 = 50H.
INTET10 ← 1 1 0 1	(	Enable INTT1, and set it to "Level 5".
TRUN ← 1 X	1 -	Start timer 1 counting.

```
Note : \times: Don't care -; no change
```

Use the following table for selecting the input clock.

Table 3.7 (1) 8	B-Bit Timer Interrupt Cycle and Input Clock
-----------------	---------------------------------------------

$\langle$	Input clock	Interrupt cycle (at fc = 16 MHz)	Resolution	Interrupt cycle (at fc = 20 MHz)	Resolution
	øT1 (8/fc)	0.5 μs to 128 μs	0.5 μs	0.4 μs to 102.4 μs	0.4 μs
	φT4 (32/fc)	2 μs to 512 μs	2 μs	1.6 µs to 409.6 µs	1.6 μs
	¢T16 (128/fc)	8 µs to 2.048 ms	8 μs	6.4 µs to 1.638 ms	6.4 μs
	φT <b>256 (2048/fc)</b>	128 µs to 32.708 ms	128 μs	102.4 µs to 2.621 ms	102.4 μs

Note: The input clock of timer 0 and timer 1 are different from as follows.

Timer 0 : TI0 input,  $\phi$ T1,  $\phi$ T4,  $\phi$ T16

Timer 1 : Match Output of Timer 0,  $\phi$ T1,  $\phi$ T16,  $\phi$ T256

2 Generating a 50% duty square wave pulse

The timer flip-flop (TFF1) is inverted at constant intervals, and its status is output to timer output pin (TO1).

Example : To output a 3.0  $\mu$ s square wave pulse from TO1 pin at fc=16 MHz, set each register in the following procedures. Either timer 0 or timer 1 may be used, but this example uses timer 1.





Figure 3.7 (7) Square Wave (50% Duty) Output Timing Chart

3 Making timer 1 count up by match signal from timer 0 comparator

Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.



The value of TFF1 can be initialized to "0" or "1", independent of timer operation.

For example, write "10" in TFFCR < TFF1C1,0> to clear TFF1 to "0", while write "01" in TFFCR < TFF1C1,0> to set TFF1 to "1".

```
Note: The value of timer register cannot be read.
```

(2) 16-bit timer mode

A 16-bit interval timer is configured by using the pair of timer 0 and timer 1.

To make a 16-bit interval timer by cascade connecting timer 0 and timer 1, set timer  $0/timer 1 \mod transformed register TMOD < T10M1,0 > to "0, 1".$ 

When set in 16-bit timer mode, the overflow output of timer 0 will become the input clock of timer 1, regardless of the set value of TMOD<T1CLK1, 0>. Table 3.7 (2) shows the relation between the cycle of timer (interrupt) and the selection of input clock.

Input clock	Interrupt cycle (fc = 16 MHz)	Resolution	Interrupt cycle (fc = 20 MHz)	Resolution
φT1 (8/fc)	0.5 µs to 32.786 ms	0.5 μs	0.4 µs to 26.214 ms	<b>0.4</b> μs
<b>φT4 (32/fc)</b>	2 $\mu$ s to 131.072 ms	2 μs	1.6 μs to 104.857 ms	1.6 μs
<b>φ</b> T16 (128/fc)	8 $\mu$ s to 524.288 ms	8 μs	6.4 μs to 419.430 ms	6.4 μs

Table 3.7 (2), 16-Bit Timer (Interrupt) and Input Clock

The lower 8 bits of the timer (interrupt) cycle are set by the timer register TREGO, and the upper 8 bits are set by TREG1. Note that TREGO always must be set first. (Writing data into TREGO disables the comparator temporarily, and the comparator is restarted by writing data into TREG1.)

Setting example: To generate an interrupt INTT1 every 0.5 seconds at fc=16 MHz, set the following values for timer registers TREG0 and TREG1. When counting with input clock of  $\phi$ T16 (8  $\mu$ s @ 16 MHz) 0.5 s  $\div$  8  $\mu$ s=62500=F424H Therefore, set TREG1=F4H and TREG0=24H, respectively.

The comparator match signal is output from timer 0 each time the up-counter UC0 matches TREG0, where the up-counter UC0 is not be cleared. And the interrupt INTO is not generated.

With the timer 1 comparator, the match detect signal is output at each comparator timing when up-counter UC1 and TREG1 values match. When the match detect signal is output simultaneously from both comparators of timer 0 and timer 1, the up-counters UC0 and UC1 are cleared to "0", and only the interrupt INTT1 is generated. If inversion is enabled, the value of the timer flip-flop TFF1 is inverted.

Example : When TREG1=04H and TREG0=80H

Value of up-counter (UC1, UC0)	0000H 0080H 0180H	H 0280H 0	380H 04	80H
Timer 0 comparator match detect signal				1
Interrupt IN	π1/	$\langle \rangle$	[	
Timer output		$\mathcal{D}$		Inversior

Figure 3.7 (9) Output timer by 16-bit timer mode

(3) 8-bit PPG (Programmable Pulse Generation) Output mode

Square wave pulse can be generated at any frequency and duty by timer 0 and timer 1. The output pulse may be either low-active or high-active. In this mode, timer 1 cannot be used.


Timer 0 outputs pulse to TO1 pin (also used as P70).

In this mode, a programmable square wave is generated by inverting timer output each time the 8-bit up-counter (UC0) matches the timer registers TREG0 and TREG1.

However, it is required that the set value of TREG0 is smaller than that of TREG1.


Though the up-counter (UC1) of timer 1 is not used in this mode, UC1 should be set for counting by setting TRUN < T1RUN > to 1.

Figure 3.7 (11) shows the block diagram for this mode.



When the double buffer of TREG0 is enabled in this mode, the value of register buffer will be shifted in TREG0 each time TREG1 matches UC0.

Use of the double buffer makes easy the handling of low duty waves (when duty is varied).




#### (4) 8-bit PWM Output mode


This mode is valid only for timer 0. In this mode, maximum 8-bit resolution of PWM pulse can be output.

PWM pulse is output to TO1 pin (also used as P71) when using timer 0. Timer 1 can also be used as 8-bit timer.

Timer output is inverted when up-counter (UC0) matches the set value of timer register TREG0 or when 2n-1 (n=6, 7, or 8; specified by T01MOD<PWM01,0>) counter overflow occurs. Up-counter UC0 is cleared when 2n-1 counter overflow occurs. For example, when n=6, 6-bit PWM will be outputted, while when n=7, 7-bit PWM will be outputted.

To use this PWM mode, the following conditions must be satisfied.








Figure 3.7 (14) shows the block diagram of this mode.

MSB LSB 76543210	
TRUN $\leftarrow -X 0$	Stop timer 0, and clear it to "0".
TMOD ← 1 1 1 0 0 1	Set 8-bit PWM mode (cycle: $2^7 - 1$ ) and select $\phi$ T1 as the input clock.
TREGO ← O 1 O O 1 O O O	Writes "48H".
TFFCR ← X X X X 1 0 1 X	Clears TFF1, enable the inversion.
P7CR ← X X X X 1 -	Set P71 as the TO1 pin.
P7FC ← X X X X 1 X ∫	
TRUN ← 1 X 1	Start timer 0 counting.
Note:X;Don't care -; No change	

Table 3.7 (3)	PWM Cycle and the Sett	ting of 2 ⁿ – 1 Counter

	PWM	cycle (@ fc = 16	MHz)	PWIV	l cycle (@ fc = 20	MRz)
	φ <b>T</b> 1	<b>φ</b> Τ <b>4</b>	¢T16	¢T1	¢T4	φT16
2 ⁶ -1	31.5 µs (31.7 kHz)	1 <b>26 μs (7.9</b> kHz)	0.50 ms (1.9 kHz)	25.2 µs (39.0 kHz)	100 µs(10.0 kHz)	0.40 ms (2.4 kHz)
2 ⁷ -1	63.5 µs (15.7 kHz)	254 μ <b>s (3.9</b> kHz)	1.01 ms (0.98 kHz)	50.8 μs (19.7 kHz)	203 μs (4.9 kHz)	0.81 ms (1.2 kHz)
2 ⁸ -1	127 μs (7.8 kHz)	510 μ <b>s (1.9</b> kH <b>z)</b>	2.04 ms (0.49 kHz)	102 μs (9.80 kHz)	408 μs (2.4 kHz)	1.63 ms (0.61 kHz)

(5) Table 3.7 (4) shows the list of 8-bit timer modes.

## Table 3.7 (4) Timer Mode Setting Registers

Register name	(C)	ТМ	OD		TFFCR
Name of function in	T10M	D PWMM	TICLK	TOCLK	TFF1IS
Function	Timer møde	PWM0 cycle	Upper timer input clock	Lower timer input clock	Timer F/F invert signal select
16-bit timer mode	01		) -	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit timer × 2 channels	00		Lower timer match: ∳T1, 16, 256 (00, 01, 10, 11)	External clock, øT1, øT4, øT16 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
8-bit PPG x 1channel	10	-	-	External clock, φT1, φT4 , φT16 (00, 01, 10, 11)	-
8-bit PWM x 1channel		2 ⁶ -1, 2 ⁷ -1, 2 ⁸ -1 (01, 10, 11)	_	External clock, øT1,øT4,øT16 (00, 01, 10, 11)	_
8-bit timer x 1channel	11	_	φT1, φT16 , φT256 (01, 10, 11)	_	Output disabled

Note : - ; Don't care

#### 3.8 8-bit PWM Timer

The TMP96C141B has two built-in 8-bit PWM timers (timers 2 and 3). They have two operating modes.


- 8-bit PWM (pulse width modulation: variable duty at fixed interval) output mode
- 8-bit interval timer mode

Figure 3.8 (1) is a block diagram of 8-bit PWM timer (timers 2 and 3).

PWM timers consist of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Two timer flip-flops (TFF2 for timer 2 and TFF3 for timer 3) are provided,

Input clocks  $\phi$  P1,  $\phi$  P4, and  $\phi$  P16 for the PWM timers can be obtained using the builtin prescaler.

PWM timer operating mode and timer flip-flops are controlled by four control registers (P0MOD, P1MOD, PFFCR, and TRUN).




2

### ① Prescaler

Generates input clocks dedicated to PWM timers by further dividing the fundamental clock (fc) after it has been divided by 2 (fc/2). Since the register used to control the prescaler is the same as the one for other timers, the prescaler cannot be operated independently.

The PWM timer uses three input clocks:  $\phi/P1$ ,  $\phi/P4$ , and  $\phi/P16$ .

Like the 9-bit prescaler described in the 8-bit timer section, this prescaler can be counted/stopped using bit 7 < PRRUN> of the timer operation control register TRUN. Setting < PRRUN> to 1 starts counting; setting it to 0 zero-clears and stops counting. Resetting clears < PRRUN> to 0, which clears and stops the prescaler.



An 8-bit binary counter which counts up using the input clock specified by PWM mode register (P0MOD or P1MOD).

The input clock for the PWM0/PWM1 is selected from the internal clocks  $\phi$ P1,  $\phi$ P4, and  $\phi$ P16 (PWM dedicated prescaler output) depending on the value set in the P0MOD/P1MOD register.

Operating mode is also set by P0MOD and P1MOD registers. At reset, they are initialized to P0MOD < PWM0M > = 0 and P1MOD < PWM1M > = 0, thus, the up-counter is in PWM mode. In PWM mode, the up-counter is cleared when a  $2^{n}$ -1 overflow occurs; in timer mode, the up-counter is cleared at compare and match.

Count/stop & clear of the up-counter can be controlled for each PWM timer using the timer operation control register TRUN. Resetting clears all up-counters and stops timers.

#### ③ Timer registers

Two 8-bit registers used for setting an interval time. When the value set in the timer registers (TREG2 and 3) matches the value in the up-counter, the match detect signal of the comarator becomes active.

Timer registers TREG2 and TREG3 are each paired with register buffer to make a double buffer structure.

TREG2 and TREG3 are controlled double buffer enable/disable by P0MOD <DB2EN> and P1MOD <DB3EN> : disabled when <DB2EN> / <DB3EN> = 0, enabled when <DB2EN> / <DB3EN> = 1.

Data is transferred from register buffer to timer register when a  $2^{n}$ -1 overflow occurs in PWM mode, or when compare and match occurs in 8-bit timer mode. That is, with a PWM timer, the timer mode can be operated in double buffer enable state, unlike timer mode for timers 0 and 1.

At reset, <DB2EN>/<DB3EN> is initialized to 0 to disable double buffer. To use double buffer, write the data in the timer register at first, then set <DB2EN> / <DB3EN> to 1, and write the following data in the register buffer.




Figure 3.8 (3) Structure of Timer Registers 2 and 3

Note: The timer register and register buffer are allocated to the same memory address. When <DB2EN>/<DB3EN> = 0, the same value is written to both register buffer and timer register. When <DB2EN>/<DB3EN> = 1, the value is written to the register buffer only.

Memory addresses of the timer registers are as follows:

TREG2 : 000026H TREG3 : 000027H

Both timer registers are write only; however, register buffer values can be read when reading the above addresses.

(d) Comparator

Compares the value in the up-counter with the value in the timer register (TREG2/TREG3). When they match, the comparator outputs the match detect signal. A timer interrupt (INTT2/INTT3) is generated at compare and match if the interrupt select bit  $\langle PWM0INT \rangle / \langle PWM1NT \rangle$  of the mode register (POMOD/P1MOD) is set to 1. In timer mode, the comparator clears the up-counter to 0 at compare and match. It also inverts the value of the timer flip-flop if timer flip-flop invert is enabled.

5 Timer flip-flop

The value of the timer flip-flop is inverted by the match detect signal (comparator output) of each interval timer or  $2^{n}$ -1 overflow. The value can be output to the timer output pin TO2/TO3 (also used as P72/P73).

		-		: -					
POMOD	bit Symbol	7 FF2RD	6 DB2EN	5 PWM0INT	4 PWM0M	3 T2CLK1	2 T2CLK0	1 PWM0S1	0 PWM0S0
(0028H)	Read/Write	R	DOZLIN			W			
		-	0	0	0	0	0	0	0
	After reset – Flip-flo Function data		1: Double Buffer2 Enable	0: 2 ⁿ -1	0: PWM mode 1: Timer mode	00: φP1 (f 01: φP4 (f 10: φP16 ( 11: Don't	: c/4) c/16) (fc/64)	00: 26-1 01: 27-1 10: 28-1 11: Don't	
Read-mo	odify-write is ed.							00 26 01 27 10 28 11 Dc Select P 00 ¢ 10 ¢ 11 Dc	1
								1 8-1	VM mode bit timer mode
			$\supset$	$\langle \in$					WM0 interrupt /erflow interrupt
	$\sum$	2			$\searrow$			1 Co	mpare and match errupt
		$\langle \forall \rangle$		$\sim$					double buffer
$\sim$	(()	))					-		sable
	$\mathbb{N}_{\mathbb{C}}$		)) ^ 5	$\sum$				·	able
								PWM tir output v	mer Flip-flop2 (TFF2) value (TO2)

Figure 3.8 (4) 8-bit PWM0 mode control register





Figure 3.8 (5) 8-bit PWM1 mode control register








Figure 3.8 (7) Timer operation control register (TRUN)

The following explains PWM timer operations.

(1) PWM timer mode

Both PWM timers can output 8-bit resolution PWM independently. Since both timers operate in exactly the same way, PWM0 is used for the purposes of explanation.

 $\ensuremath{\mathsf{PWM}}$  output changes under the following two conditions.

Condition 1:


- TFF2 is cleared to 0 when the value in the up-counter (UC2) and the value set in the TREG2 match.
- TFF2 is set to 1 when a  $2^{n}$ -1 counter overflow (n = 6, 7, or 8) occurs.

Condition 2:

- TFF2 is set to 1 when the value in the up-counter (UC2) and the value set in TREG2 match.
- TFF2 is cleared to 0 when a  $2^{n}$ -1 counter overflow (n = 6, 7, or 8) occurs.

The up-counter (UC2) is cleared by a  $2^{n}$ -1 counter overflow.

The PWM timer can output 0%-100% duty pulses because a  $2^{n}$ -1 counter overflow has a higher priority. That is, to obtain 0% output (always low), the mode used to set TFF2 to 0 due to overflow (PFFCR<FF2TRG1,0> = 1,0) must be set and  $2^{n}$ -1 (Value for overflow) must be set in TREG2. To obtain 100% output (always high), the mode must be changed: PFFCR<FF2TRG1,0> = 1,1 then the same operation is required.



Note: The above waves are obtained in a mode where the F/F is set by a match with the timer register (TREG) and reset by an overflow.





Figure 3.8 (9) is a block diagram of this mode.







Figure 3.8 (10) Register Buffer Operation

Example: To output the following PWM waves to TO2 pin using PWM0 at fc = 16 MHz



Note:	X;Don't ca	are –	;No	change
-------	------------	-------	-----	--------

//	Earmula	$\wedge$	16 MHz		20 MHz			
	Formula	<pre></pre>	φ <b>Ρ4</b>	ø <b>P16</b>	<b>φ</b> Ρ1	<b>φ</b> Ρ4	<b>φ</b> Ρ16	
26-1	26-1 × ∳Pn	15.8 µs (63 kHz)	63.0 μs (16 kHz)	252 μs (3.9 kHz)	12.6 μs (79 kHz)	50.4 μs (20 kHz)	201	
27-1	27-1 x ∳Pn	31.8	127.0 μs (7.9 kHz)	508 μs (1.9 kHz)	25.4 μs (39 kHz)	101.6 μs (9.8 kHz)	406	
2 ⁸ -1	28-1 x ∳Pn	63.8	255.0 μs (3.9 kHz)	1020 µ (0.98 kHz)	51.0 μs (20 kHz)	204.0 μs (4.9 kHz)	816	

# Table3.8 (1) PWM Cycle and 2ⁿ-1 Counter Setting

### (2) 8-bit timer mode

Both PWM timers can be used independently as 8-bit interval timers. Since both timers operate in exactly the same way, PWM0 (timer 2) is used for the purposes of explanation.

① Generating interrupts at a fixed interval

To generate timer 2 interrupt (INTT2) at a fixed interval using PWM0 timer, first stop PWM0, then set the operating mode, input clock, and interval in the P0MOD and TREG2 registers. Next, enable INTT2 and start counting PWM0.

Example: To generate a timer 2 interrupt every 40  $\mu$ s at fc = 16 MHz, set registers as follows:

		7	6	5	4	3	2	1	0	
TRUN	←	-	Х	-	-	-	0	-	-	Stops PWM0 and clears it to 0.
POMOD	←	Х	0	1	1	0	0	Х	Х	Sets 8-bit timer mode and selects $ eq$ P1 (0.25 $\mu$ s) and
										compare interrupt.
TREG2	←	1	0	1	0	0	0	0	0	Sets 40 $\mu$ s / 0.25 $\mu$ s = A0H in timer register.
INTEPW10	←	-	-	-	-	1	1	0	0	Enables INTT2 and sets interrupt level 4.
TRUN	←	1	Х	-	-	-	1	-	-	Starts counting PWM0.

Note: X; Don't care -; No change

Select an input clock using the table below.

Table3.8 (2)	Interrupt Cycle a	nd Input	<b>Clock Selection using 8-bit time</b>	r mode
	$() \bigcirc ($	~ · ((	7/\$	

Input clock	Interrupt cycle (@ fc = 16 MHz)	Resolution	Interrupt cycle (@ fc = 20 MHz)	Resolution
∳P1 (4/fc)	0.25 µs to 64 µs	<b>0.25</b> μs	0.2 μs to 51.2 μs	<b>0.2</b> μs
φ <b>Ρ4 (16/fc)</b>	1 μs to 256 μs	1 μs	0.8 µs to 204.8 µs	0.8 μs
øP16 (64/fc)	4 μs to 1024 μs	4 μs	3.2 µs to 819.2 µs	3.2 μs


Note : To generate interrupts in 8-bit timer mode, bit 5 (interrupt control bit <PWM0INT> / <PWM1NT> of P0MOD/P1MOD) must be set to 1.

## TOSHIBA


### 2 Generating a 50 % square wave

To generate a 50 % square wave, invert the timer flip-flop at a fixed interval and output the timer flip-flop value to the timer output pin (TO2).

Example: To output a 3.0  $\mu$ s square wave at fc = 16 MHz from TO2 pin, set registers as follows.



This mode is as shown in Figure 3.8 (12) below.



#### 3.9 16-bit Timer


TMP96C141B has two (timer 4 and timer 5) multifunctional 16-bit timer/event counter with the following operation modes.

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode
- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode


Timer/event counter consists of 16-bit up-counter, two 16-bit timer registers (One of them applies double-buffer), two 16-bit capture registers, two comparators, capture input controller, and timer flip-flop and the control circuit.

Timer/event counter is controlled by 4 control registers: T4MOD/T5MOD, T4FFCR / T5FFCR, TRUN and T45CR.

Figure 3.9 (1), (2) shows the block diagram of 16-bit timer/event counter (timer 4 and timer 5).







Software Capture T5MOD<CAP3IN>

Capture control

Upper byte

Lower byte

Internal bus

Upper byte


TI6 --TIS TFF1-Figure 3.9 (2) Block Diagram of 16-Bit Timer (Timer 5)


->91NI →/1NI

∳11 ∳116

T5MOD < CAP34M1, M0>


19








CAP2T5 : Invert when the up-counter value is loaded to CAP2 EQ5T5 : Invert when the up-counter matches TREG5


Figure 3.9 (4) 16-Bit Timer Controller Register (T4MOD) (2/2)













### ① Up-counter (UC4/UC5)

UC4/UC5 is a 16-bit binary counter which counts up according to the input clock specified by T4MOD<T4CLK1,0> or T5MOD<T5CLK1,0> register.

As the input clock, one of the internal clocks  $\phi$ T1 (8/fc),  $\phi$ T4 (32/fc), and  $\phi$ T16 (128/fc) from 9-bit prescaler (also used for 8-bit timer), and external clock from TI4 pin (also used as P80/INT4 pin) or TI6 (also used as P84/INT6 pin) can be selected. When reset, it will be initialized to <T4CLK1,0> / <T5CLK1,0>=00 to select TI4/TI6 input mode. Counting or stop & clear of the counter is controlled by timer operation control register TRUN<T4RUN, T5RUN>.


When clearing is enabled, up-counter UC4/UC5 will be cleared to zero each time it coincides matches the timer register TREG5, TREG7. The "clear enable/disable" is set by T4MOD<CLE>and T5MOD<CLE>.

If clearing is disabled, the counter operates as a free-running counter.

2 Timer Registers

These two 16-bit registers are used to set the interval time. When the value of up-counter UC4/UC5 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for timer register (TREG4, TREG5, TREG6 and TREG7) is executed using 2 byte date transfer instruction or using 1 byte date transfer instruction twice for lower 8 bits and upper 1 bits in order.



TREG4 and TREG6 timer register is of double buffer structure, which is paired with register buffer. The timer control register T45CR<DB4EN, DB6EN> controls whether the double buffer structure should be enabled or disabled. : disabled when <DB4EN, DB6EN>=0, while enabled when <DB4EN, DB6EN>=1. When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up-counter (UC4/UC5) and timer register TREG5/TREG7.


When reset, it will be initialized to <DB4EN, DB6EN>=0, whereby the double buffer is disabled. To use the double buffer, write data in the timer register, set <DB4EN, DB6EN>=1, and then write the following data in the register buffer.

TREG4, TREG6 and register buffer are allocated to the same memory addresses 000030H/000031H/000040H/000041H. When <DB4EN, DB6EN>=0, same value will be written in both the timer register and register buffer. When <DB4EN, DB6EN>=1, the value is written into only the register buffer.

③ Capture Register

These 16-bit registers are used to hold the values of the up-counter.

Data in the capture registers should be read by a 2-byte data load instruction or two 1-byte data load instruction, from the lower 8 bits followed by the upper 8 bits.



### (1) Capture Input Control

This circuit controls the timing to latch the value of up-counter UC4/UC5 into (CAP1, CAP2) / (CAP3, CAP4). The latch timing of capture register is controlled by register T4MOD<CAP12M 1, 0>/T5MOD<CAP34M1, 0>.

• When T4MOD < CAP12M 1, 0 > / T5MOD < CAP34M1, 0 > = 00

Capture function is disabled. Disable is the default on reset.

### • When T4MOD < CAP12M1, 0 > / T5MOD < CAP34M1, 0 > = 01

Data is loaded to CAP1, CAP3 at the rise edge of TI4 pin (also used as P80/INT4) and TI6 pin (also used as P84/INT6) input, while data is loaded to CAP2, CAP4 at the rise edge of TI5 pin (also used as P81/INT5) and TI7 pin (also used as P85/INT7) input. (Time difference measurement)

• When T4MOD < CAP12M1, 0 > / T5MOD < CAP34M1, 0 > = 10

Data is loaded to CAP1 at the rise edge of TI4 pin input and to CAP3 at the rise edge of TI6, while to CAP2, CAP4 at the fall edge. Only in this setting, interrupt INT4/INT6 occurs at fall edge. (Pulse width measurement)

• When T4MOD < CAP12M1, 0 > / T5MOD < CAP34M1, 0 > = 11

Data is loaded to CAP1, CAP3 at the rise edge of timer flip-flop TFF1, while to CAP2, CAP4 at the fall edge.

Besides, the value of up-counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD<CAPIN>, T5MOD<CAP31N> the current value of up-counter will be loaded to capture register CAP1/CAP3. It is necessary to keep the prescaler in RUN mode (TRUN<PRRUN> to be "1").

5 Comparator

These are 16-bit comparators which compare the up-counter UC4/UC5 value with the set value of (TREG4, TREG5) / (TREG6, TREG7) to detect the match. When a match is detected, the comparators generate an interrupt (INTT4, INTT5) / (INTT6, INTT7) respectively. The up-counter UC4/UC5 is cleared only when UC4/UC5 matches TREG5/TREG7. (The clearing of up-counter UC4/UC5 can be disabled by setting T4MOD<CLE> (T5MOD<CLE>=0.)

6 Timer Flip-flop (TFF4/TFF6)

This flip-flop is inverted by the match detect signal from the comparators and the latch signals to the capture registers. Disable/enable of inversion can be set for each element by T4FFCR<CAP2T4, CAP1T4, EQ5T4, EQ4T4> / T6FFCR <CAP4T6, CAP3T6, EQ7T6, EQ6T6>. TFF4/TFF6 will be inverted when "00" is written in T4FFCR<TFF4C1,0> / T6FFCR<TFF6C1, 0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF4/TFF6 can be output to the timer output pin TO4 (also used as P82) and TO6 (also used as P86).

⑦ Timer Flip-flop (TFF5)

This flip-flop is inverted by the match detect signal from the comparator and the latch signal to the capture register CAP2. TFF5 will be inverted when "00" is written in T4FFCR<TFF5C1,0>/T6FFCR<TFF6C1, 0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF5 can be output to the timer output pin TO5 (also used as P82).

Note : This flip-flop (TFF5) is contained only in the 16-bit timer 4

(1) 16-bit Timer Mode

Timers 4 and 5 operate independently.

Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

Generating interrupts at fixed intervals

In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTTR5.

```
76543210
         ← - X - 0 - -
                                    Stop timer 4.
TRUN
                                    Enable INTTR5 and sets interrupt level 4. Disable
INTET54 ← 1 1 0 0 1 0 0 0
                                    INTTR4.
T4FFCR ← 1 1 0 0 0 1 1
                                    Disable trigger.
T4MOD
         ← 0 0 1 0 0 1 * *
                                    Select internal clock for input and
                                    disable the capture function.
              (**=01, 10, 11)
                                    Set the interval time (16 bits).
TREG5
                                    Start timer 4.
TRUN
                  -1
           1 X
Note:
       X; Don't care
                          ; No change
```

## (2) 16-bit Event Counter Mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TI4/TI6 pin input) as the input clock. To read the value of the counter, first perform "software capture" once and read the captured value.

The counter counts at the rise edge of TI4/TI6 pin input.

TI4/TI6 pin can also be used as P80/INT4 and P84/INT6.

Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

	7 6 5 4 3 2 1 0	
TRUN	← - X - 0 9	Stop timer 4.
P8CR	← 0	Set P80 to input mode
INTET54	← 1 1 0 0 1 0 0 0 E	Enable INTTR5 and sets interrupt level 4, while
	c	disables INTTR4.
T4FFCR	← 1 1 0 0 0 0 1 1	Disable trigger.
T4MOD	← 0 0 1 0 0 1 0 0 S	Select TI4 as the input clock.
TREG5		Set the number of counts (16 bits).
TRUN	← 1 X - 1 S	Start timer 4.

Note : When used as an event counter, set the prescaler in RUN mode.

#### (3) 16-bit Programmable Pulse Generation (PPG) Output Mode

Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

The PPG mode is obtained by inversion of the timer flip-flop TFF4 that is to be enabled by the match of the up-counter UC4 with the timer register TREG4 or 5 and to be output to TO4 (also used as P82). In this mode, the following conditions must be satisfied.

(Set value of TREG4) < (Set value of TREG5)

	7 6 5 4 3 2 1 0	$\wedge$
TRUN ←	← - X - 0 ) -	Stop timer 4.
TREG4 ↔	<pre>     * * * * * * *     * </pre>	Set the duty. (16-Bit)
TREG5 🔶 🔶		Set the cycle. (16-Bit)
T45CR +	+ 0 X X X 1	Double Buffer of TREG4 enable
		(Change the duty and cycle at the interrupt INTTR5)
T4FFCR ←		Set the mode to invert TFF4 at the match with
		TREG4/TREG5, and also set the TFF4 to "0".
<b>₹4MOD</b> ←	← 0 0 1 0 0 1 * *	Select the internal clock for the input, and disable
	(**=01,10,11)	the capture function.
P8CR ←	←	
P8FC ←	$\leftarrow X - X X - 1 X X$	Assign P82 as TO4.
TRUN +	←1 X -1	Start timer 4.
Note : X ; D	Don't care -; No chang	ge
Match with TREG4		
(interrupt INTTR4)	╯́┦└┘└_	
Match with TREG5		
(interrupt INTTR5)		
TO4 pin		
Eiguro 2.0 (11)	) Programmable Bulco (	Generation (PPG) Output Waveforms
	j riogrammable Pulse C	

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4 at match with TREG5. This feature makes easy the handling of low duty waves.




Figure 3.9 (13) Block Diagram of 16-Bit PPG Mode

(4) Application Examples of Capture Function

The loading of up-counter (UC4) values into the capture registers CAP1 and CAP2, the timer flip-flop TFF4 inversion due to the match detection by comparators CP4 and CP5, and the output of the TFF4 status to TO4 pin can be enabled or disabled. Combined with interrupt function, they can be applied in many ways, for example:

- ① One-shot pulse output from external trigger pulse
- 2 Frequency measurement
- 3 Pulse width measurement
- (1) Time difference measurement
- ① One-shot Pulse Output from External Trigger Pulse

Set the up-counter UC4 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up-counter into capture register CAP1 at the rise edge of the TI4 pin. Then set to T4MOD < CAP12M1, 0>=01.

When the interrupt INT4 is generated at the rise edge of TI4 input, set the CAP1 value (c) plus a delay time (d) to TREG4 (= c+d), and set the above set value (c+d) plus a one-shot pulse width (p) to TREG5 (= c+d+p). When the interrupt INT4 occurs the T4FFCR<EQ5T4, EQ4T4>register should be set that the TFF4 inversion is enabled only when the up-counter value matches TREG4 or TREG5. When interrupt INTTR5 occurs, this inversion will be disabled.





Figure 3.9 (14) One-Shot Pulse Output (with Delay)

# Setting example : To output 2ms one-shot pulse with 3ms delay to the external trigger pulse to TI4 pin

Keep counting (Free-runnig) Main setting Count with  $\phi$ T1. ᆂ T4MOD 101001 Load the up-counter value into CAP1 at the rise edge T4FFCR ← 1 1 0 0 0 0 1 0 of TI4 pin input. Clear TFF4 to zero. Disable TFF4 inversion. P8CR 1 - -P8FC X - X X - 1 X X Select P82 as the TO4 pin. Enable INT4, and disable INTTR4 and INTTR5. INTE45 ← - - - - 1 1 0 0 INTET54← 10001000 TRUN 1 X - 1 -← Start timer 4. Setting of INT4 TREG4 ← CAP1+3ms/øT1 TREG4+2ms/øT1 TREG5 ← T4FFCR ← Enable TFF4 inversion when the up-counter value matches TREG4 or 5. INTET54← 1 1 0 0 Enable INTTR5. Setting of INTTR5 T4FFCR Disable TFF4 inversion when the up-counter value matches TREG4 or 5. INTET54← 1 0 0 0 Disable INTTR5. Note: X; Don't care ; No change

When delay time is unnecessary, invert timer flip-flop TFF4 when the upcounter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus the one-shot pulse width (p) to TREG5 when the interrupt INT4 occurs. The TFF4 inversion should be enabled when the up-counter (UC4) value matches TREG5, and disabled when generating the interrupt INTTR5.



## 2 Frequency Measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TI4 pin, and its frequency is measured by the 8-bit timers (Timer 0 and Timer 1) and the 16-bit timer/event counter (Timer 4).

The TI4 pin input should be selected for the input clock of Timer 4. The value of the up-counter is loaded into the capture register CAP1 at the rise edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and Timer 1), and into CAP2 at its fall edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTTO or INTT1) is generated by either 8-bit timer.




Figure 3.9 (16) Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 s. and the difference between CAP1 and CAP2 is 100, the frequency will be 100/0.5 [s]=200[Hz].

## 3 Pulse Width Measurement

This mode allows to measure the "H" level width of an external pulse. While keeping the 16-bit timer/event counter counting (free-running) with the internal clock input, the external pulse is input through the TI4 pin. Then the capture function is used to load the UC4 values into CAP1 and CAP2 at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TI4.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be  $100 \times 0.8 = 80$  microseconds.




Figure 3.9 (17) Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD<CAP12M1, 0>=10), external interrupt INT4 occurs at the falling edge of TI4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.


(4) Time Difference Measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer/event counter (Timer 4) counting (free-running) with the internal clock, and load the UC4 value into CAP1 at the rising edge of the input pulse to TI4. Then the interrupt INT4 is generated.

Similarly, the UC4 value is loaded into CAP2 at the rising edge of the input pulse to TI5, generating the interrupt INT5.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up-counter value into CAP1 and CAP2 has been done.



## 3.10 Stepping Motor Control/Pattern Generation Port

TMP96C141B has 2 channels (PG0 and PG1) of 4-bit hardware stepping motor control/pattern generation (herein after called PG) which actuate in synchronization with the (8-bit/16-bit) timers. The PG (PG0 and PG1) are shared in 8-bit I/O ports P6.

Channel 0 (PG0) is synchronous with 8-bit timer 0 or timer 1, 16-bit timer 5, to update the output.

The PG ports are controlled by control registers (PG01CR) and can select either stepping motor control mode or pattern generation mode. Each bit of the P6 can be used as the PG port.

 $PG0 \ and \ PG1 \ can be used independently.$ 

All PG operate in the same manner except the following points, and thus only the operation of PG0 will be explained below.




Figure 3.10 (1) PG Block Diagram




Figure 3.10 (2 a) Pattern Generation Control Register (PG01CR)





Figure 3.10 (2 b) Pattern Generation Control Register (PG01CR)

	$\sim$	7	6	5	4	3	2	1	0
PGOREG	bit Symbol	PG03	PG02	PG01	PG00	\$A03		SA01	SA00
(004CH)	Read/Write		 ۱	N	:			w	:
	After reset	0	0	0	0	Undefined			
	After reset       0       0       0       0       0       Undefined         Pattern Generation 0 (PG0) output latch register       Pattern Generation 0 (PG0) output latch register       Shift alternate register 0         Function       Reading the P6 that is set to the PG port allows to read-out.       For the PG mode (4-bit write)						) register		
	libit Read lify write	Figure	3.10 (3)	Pattern	Generati	ion 0 Reg	jister (PG	OREG)	
		2							LO
		7	6	5	4	3	2(//	1	0
PG1REG	bit Symbol	PG13	PG12	PG11	PG10	SA13	SA12	SA11	<b>SA</b> 10
004DH)	Read/Write		١	w			R/	W	
	After reset	0	0	0	0		Unde	fined	
	Function	latch reg	ister ng the P6	that is set to read-ou	to the 👌		rnate regi G mode (4		) register
Prohibit Read modify write									
Figure 3.10 (4) Pattern Generation 1 Register (PG1REG)									
$\sim$					$\geqslant$				






Figure 3.10 (6) Connection of Timer and Pattern Generator


### (1) Pattern Generation Mode

PG functions as a pattern generation according to the setting of PG01CR <PAT1> / <PAT0>. In this mode, writing from CPU is executed only on the shifter alternate register. Writing a new data should be done during the interrupt operation of the timer for shift trigger and a pattern can be output, synchronous with the timer.

In this mode, set PG01CR<PG0M>and<PG1M>to 1, and PG01CR <CCW0> and <CCW1>to 0.

The output of this pattern generator is output to port 6 ; since port and functions can be switched on a bit basis using port function control register P6FC, any port pin can be assigned to pattern generator output.

Figure 3.10 (7) shows the block diagram of this mode.







Figure 3.10 (7) Pattern Generation Mode Block Diagram (PG0)


In this pattern generation mode, only writing the output latch is disabled by hardware, but other functions do the same operation as 1-2 excitation in stepping motor control port mode. Accordingly, the data shifted by trigger signal from a timer must be written before the next trigger signal is output.


### (2) Stepping Motor Control Mode

① 4-phase 1-Step/2-Step Excitation

Figure 3.10 (8) and Figure 3.10 (9) show the output waveforms of 4-phase 1 excitation and 4-phase 2 excitation, respectively when channel 0 (PG0) is selected.








The operation when channel 0 is selected is explained below.

The output latch of PG0 (also used as P6) is shifted at the rising edge of the trigger signal from the timer to be output to the port.

The direction of shift is specified by PG01CR < CCW0 >: Normal rotation  $(PG00 \rightarrow PG01 \rightarrow PG02 \rightarrow PG03)$  when < CCW0 > is set to "0"; reverse rotation  $(PG00 \leftarrow PG01 \leftarrow PG02 \leftarrow PG03)$  when "1". 4-phase 1-step excitation will be selected when only one bit is set to "1" during the initialization of PG, while 4-phase 2-step excitation will be selected when two consecutive bits are set to "1".

The value in the shift alternate registers are ignored when the 4-phase 1-step/2-step excitation mode is selected.


Figure 3.10 (10) shows the block diagram.





## 2 4-Phase 1-2 step Excitation

Figure 3.10 (11) shows the output waveforms of 4-phase 1-2 step excitation when channel 0 is selected.



The initialization for 4-phase 1-2 step excitation is as follows.

By rearranging the initial value "b7 b6 b5 b4 b3 b2 b1 b0" to "b7 b3 b6 b2 b5 b1 b4 b0", the consecutive 3 bits are set to "1" and other bits are set to "0" (positive logic).

For example, if b7, b3, and b6 are set to "1", the initial value becomes "11001000", obtaining the output waveforms as shown in Figure 3.10 (11).

To get an output waveform of negative logic, set values 1's and 0's of the initial value should be inverted. For example, to change the output waveform shown in Figure 3.10 (11) into negative logic, change the initial value to "00110111".

The operation will be explained below for channel 0.

The output latch of PG0 (shared by P6) and the shifter alternate register (SA0) for Pattern Generation are shifted at the rising edge of trigger signal from the timer to be output to the port. The direction of shift is set by PG01CR < CCW0 >.

Figure 3.10(12) shows the block diagram.




Figure 3.10 (12) Block Diagram of 4-Phase 1-2 step Excitation (Normal Rotation)

## TOSHIBA

Setting example: To drive channel 0 (PG0) by 4-phase 1-2 step excitation (normal rotation) when timer 0 is selected, set each register as follows.

```
76543210
TRUN
        ← - X - - - - 0
                                  Stop timer 0, and clear it to zero.
        ← 0 0 X X - - 0 1
TMOD
                                  Set 8-bit timer mode and select \phiT1 as the input clock of timer 0.
       ← X X X 0 1 0 1 0
                                  Clear TFF1 to zero and enable the inversion trigger by timer 0.
TFFCR
       ← *
TREG0
              * * *
                                  Set the cycle in timer register.
                                  Set P60~P63 bits to the output mode.
P6CR
        ← - - - - 1 1 1 1
P6FC
       ← - - - - 1 1 1 1
                                  Set P60~P63 bits to the PG output.
PG01CR ← - - - 0 0 1 1
                                  Select PG0 4-phase 1-2 step excitation mode and normal rotation .
PGOREG ← 1 1 0 0 1 0 0 0
                                  Set an initial value.
TRUN
      ← 1 X - - - - 1
                                  Start timer 0.
    Note: X; Don't care -; No change
```

(3) Trigger Signal From Timer

The trigger signal from the timer which is used by PG is not equal to the trigger signal of timer flip-flop (TFF1, TFF4, TFF5, and TFF6) and differs as shown in Table 3.10 (1) depending on the operation mode of the timer.

		TFF1 inversion	PG shift
	8-bit timer mode	Selected by TFFCR <tff1is> when the up- counter value matches TREG0 or TREG1 value.</tff1is>	<b>~</b>
	16-bit timer mode	When the up-counter value matches with both TREG0 and TREG1 values (The value of up-counter = TREG1*28 + TREG0)	←
	PPG output mode	When the up-counter value matches with both TREG0 and TREG1	When the up-counter value matches TREG1 value (PPG cycle)
	PWM output mode	When the up-counter value matches TREG0 value and PWM cycle.	Trigger signal for PG is not generated.

Table 3.10 (1) Select of Trigger Signal

Note : To shift PG, TFFCR < TFF1IE > must be set to "1" to enable TFF1 inversion.


Channel 1 of PG can be synchronized with the 16-bit timer Timer4/Timer5. In this case, the PG shift trigger signal from the 16-bit timer is output only when the up-counter UC4 / UC5value matches TREG5/TREG7.

When using a trigger signal from Timer4, set either T4FFCR<EQ5T4> or T4MOD <EQ5T5> to "1" and a trigger is generated when the value in UC4 and the value in TREG5 match. When using a trigger signal from Timer5, set T5FFCR<EQ7T6>to 1. Generates a trigger when the value in UC5 and the value in TREG7 match.

(4) Application of PG and Timer Output

As explained "Trigger signal from timer", the timing to shift PG and invert TFF differs depending on the mode of timer. An application to operate PG while operating an 8-bit timer in PPG mode will be explained below.

To drive a stepping motor, in addition to the value of each phase (PG output), synchronizing signal is often required at the timing when excitation is changed over. In this application, port 6 is used as a stepping motor control port to output a synchronizing signal to the TO1 pin (shared by P71).



 $\overline{}$ 

## 3.11 Serial ChannelA


TMP96C141B contains 2 serial I/O channels for full duplex universal asynchronous receiver transmission (UART) as well as for I/O extension (I/O interface mode). Channel 1 cannot control  $\overline{\text{CTS}}$  pin.


The serial channel has the following operation modes.

• I/O interface mode (channel 0 and 1)	—— Mode 0: For receiving and transmitting I/O data for I/O extension, and for receiving and transmitting synchronous I/O data signals (SCLK).
• Universal asynchronous receiver transmitter (UART) mode (channel 0 and 1)	Mode 1: 7-bit transmit/receive data Mode 2: 8-bit transmit/receive data Mode 3: 9-bit transmit/receive data

In mode 1 and mode 2, a parity bit can be added. Mode 3 has wake-up function for making the master controller start slave controllers in serial link (multi-controller system).

Figure 3.11 (1) shows the data format (for one frame) in each mode.





The serial channel has a buffer register for transmitting and receiving operations, in order to temporarily store transmitted or received data, so that transmitting and receiving operations can be done independently (full duplex).

However, in I/O interface mode, SCLK (serial clock) pin is used for both transmission and receiving, the channel becomes half-duplex.

The receiving data register is of a double buffer structure to prevent the occurrence of overrun error and provides one frame of margin before CPU reads the received data. The receiving data register stores the already received data while the buffer register receives the next frame data.

By using CTS and RTS (there is no RTS pin, so any 1 port must be controlled by software), it is possible to halt data send until the CPU finishes reading receive data every time a frame is received. (Handshake function)

In the UART mode, a check function is added not to start the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings.


When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the receiving data register and the CPU is requested to read the data, INTTX or INTRX interrupt occurs. Besides, if an overrun error, parity error, or framing error occurs during receiving operation, flag SC0CR/SC1CR<OERR, PERR, FERR> will be set.

The serial channel 0/1 includes a special baud rate generator, which can set any baud rate by dividing the frequency of 4 clocks ( $\phi$ T0,  $\phi$ T2,  $\phi$ T8, and  $\phi$ T32) from the internal prescaler (shared by 8-bit/16-bit timer) by the value 2 to 16.

In I/O interface mode, it is possible to input synchronous signals as well as to transmit or receive data by external clock.


### 3.11.1 Control Registers

The serial channel is controlled by 3 control registers SCOCR, SCOMOD and BROCR. Transmitted and received data are stored in register SCOBUF.




Note: There is SC1MOD (56H) in Channel1

Figure 3.11 (2) Serial Mode Control Register (channel 0, SC0MOD)















Figure 3.11 (6) Serial Mode Control Register (Channel 1, SC1MOD)



Note: As all error flags are cleared after reading, do not test only a single bit with a bittesting instruction.

Figure 3.11 (7) Serial Control Register (Channel 1, SC1CR)











Figure 3.11 (11) Port 9 Open Drain Enable Register (ODE)

## 3.11.2 Configuration

Figure 3.11 (12) shows the block diagram of the serial channel 0.







16

## ① Baud Rate Generator

Baud rate generator comprises a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator,  $\phi T0$  (fc/4),  $\phi T2$  (fc/16),  $\phi T8$  (fc/64), or  $\phi T32$  (fc/256) is generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register BR0CR/BR1CR<BR0CK1, 0/BR1CK1, 0>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 2 to 16 values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

• UART mode

Transfer rate =

Input clock of baud rate generator Frequency divisor of baud rate generator

• I/O interface mode

```
Transfer rate =
```

 $\frac{\text{Input clock of baud rate generator}}{\text{Frequency divisor of baud rate generator}} \div 2$ 

The relation between the input clock and the source clock (fc) is as follows.

 $\phi T0 = fc/4$   $\phi T2 = fc/16$   $\phi T8 = fc/64$  $\phi T32 = fc/256$ 

Accordingly, when source clock fc is 12.288 MHz, input clock is  $\phi$ T2 (fc/16), and frequency divisor is 5, the transfer rate in UART mode becomes as follows:




Table 3.11 (1) shows an example of the transfer rate in UART mode.

Also with 8-bit timer 0, the serial channel can get a transfer rate. Table 3.9(2) shows an example of baud rate using timer 0.

					Unit (kbps)
fc [MHz]	Input clock Frequency divisor	φT0 (fc/4)	∳T2 (fc/16)	¢T8 (fc/64)	¢Τ32 (fc/256)
9.830400	2	76.800	19.200	4.800	1.200
↑	4	38.400	9.600	2.400	0.600
<b>↑</b>	8	19.200	4.800	1.200	0.300
ſ	0	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
1	А	19.200	4.800	1.200	0.300
14.745600	3	76.800	19.200	4.800	1.200
<b>↑</b>	6	38.400	9.600	2.400	0.600
<b>↑</b>	С	19.200	4.800	1.200	0.300

Table 3.11 (1) Selection of Transfer Rate (1) (When Baud Rate Generator Is Used)

Transfer rate in I/O interface mode is 8 times as fast as the values given in the above table. Note:

Table 3.11 (2)Selection of Transfer Rate (1) (When timer 0 (input Clock  $\phi$ T1) is used Unit (kbps)  $\mathcal{A}($ 

fc TREG0	12.288 MHz	12 MHz	9,8304 MHz	8 MHz	6.144 MHz
1H	96	$(\bigcirc)$	76.8	62.5	48
2H	48	$\langle \rangle$	38.4	31.25	24
3Н	32	31.25	$\langle \rangle$		16
4H	(24/)		19.2		12
5Н	19.2	$\sim$ (7)	25		9.6
8н	12		9.6		6
АН	9.6	$\langle \rangle$			4.8
10H	6		4.8		3
14H	4.8	$\sim$			2.4

How to calculate the transfer rate (when timer 0 is used):

ansfer rate = 
$$fc$$
  
TREG0 × 8 × 16

(When Timer 0 (input clock  $\phi$ T1) is used)

Input clock of timer 0

Jr

$$\phi T1 = fc/8$$
  
 $\phi T4 = fc/32$   
 $\phi TI6 = fc/128$ 

fc

Timer 0 match detect signal cannot be used as the transfer clock in I/O Note: interface mode.

2 Serial Clock Generation Circuit

This circuit generates the basic clock for transmitting and receiving data.

1) I/O interface mode (channel 1 only)

When in SCLK output mode with the setting of SCOCR/SC1CR<IOC>="0", the basic clock will be generated by dividing by 2 the output of the baud rate generator described before. When in SCLK input mode with the setting of SCOCR/SC1CR<IOC>= "1", the rising edge or falling edge will be detected according to the setting of SCOCR/SC1CR<SCLKS> register to generate the basic clock.

2) Asynchronous Communication (UART) mode

According to the setting of SCOCR/SCICR < SC1, 0>, the above baud rate generator clock, internal clock  $\phi 1$  (500 kbps @ fc=16 MHz), or the match detect signal from timer 0 will be selected to generate the basic clock SIOCLK.

3 Receiving Counter

The receiving counter is a 4-bit binary counter used in asynchronous communication (UART) mode and counts up by SIOCLK clock. 16 pulses of SIOCLK are used for receiving 1 bit of data, and the data bit is sampled three times at 7th, 8th and 9th clock.

With the three samples, the received data is evaluated by the rule of majority.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated that the received data is "0".

- ④ Receiving Control
  - 1) I/O interface mode

When in SCLK output mode with the setting of SC0CR/SC1CR<IOC>="0", RxD0/1 signal will be sampled at the rising edge of shift clock which is output to SCLK0/1 pin.

When in SCLK input mode with the setting SC0CR/SC1CR < IOC > = "1"RxD0/1 signal will be sampled at the rising edge or falling edge of SCLK input according to the setting of SC0CR/SC1CR < SCLKS > register.

2) Asynchronous communication (UART) mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as start bit and the receiving operation is started.

Data being received are also evaluated by the rule of majority.

## (5) Receiving Buffer

To prevent overrun error, the receiving buffer has a double buffer structure.

Received data are stored one bit by one bit in the receiving buffer 1 (shift register type). When 7 bits or 8 bits of data is stored in the receiving buffer 1, the stored data are transferred to another receiving buffer 2 (SC0BUF/SC1BUF), generating an interrupt INTRX0/INTRX1. The CPU reads only receiving buffer 2 (SC0BUF/SC1BUF). Even before the CPU reads the receiving buffer 2 (SC0BUF/SC1BUF), the received data can be stored in the receiving buffer 1. However, unless the receiving buffer 2 (SC0BUF/SC1BUF) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of the receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SC0CR<RB8>/SC1CR<RB8>is still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SCOCR < RB8 >/ SC1CR < RB8 >.

When in 9-bit UART mode, the wake-up function of the slave controllers is enabled by setting COMOD < WU > SC1MOD < WU > to "1", and interrupt INTRX0/INTRX1 occurs only when SC0CR < RB8 > /SC1CR < RB8 > is set to "1".

## 6 Transmission Counter

Transmission counter is a 4-bit binary counter which is used in asynchronous communication (UART) mode and, like a receiving counter, counts by SIOCLK clock, generating TxDCLK every 16 clock pulses.

## Figure 3.11 (14) Generation of Transmission Clock

⑦ Transmission Controller

1) I/O interface mode

In SCLK output mode with the setting of SC0CR/SC1CR < IOC > = "0", the data in the transmission buffer are output bit by bit to TxD0/1 pin at the rising edge of shift clock which is output from SCLK0/1 pin.

In SCLK input mode with the setting of SC0CR/SC1CR < IOC > = "1", the data in the transmission buffer are output bit by bit to TxD0/1 pin at the rising edge or falling edge of SCLK input according to the setting of SC0CR/SC1CR < SCLKS > register.

#### 2) Asynchronous communication (UART) mode


When transmission data are written in the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TxDCLK, generating a transmission shift clock TxDSFT.

#### Handshake function

Serial channel 0 has a  $\overline{\text{CTS0}}$  pin. Using this pin, data can be sent in units of one frame ; thus, overrun errors can be avoided. The handshake function is enabled/disabled by SC0MOD<CTSE>.

When the  $\overline{\text{CTS0}}$  pin goes high, after completion of the current data send, data send is halted until the  $\overline{\text{CTS0}}$  pin goes low again. The INTTX0 Interrupts are generated, requests the next send data to the CPU.

Though there is no  $\overline{\text{RTS}}$  pin, a handshake function can be easily configured by setting any port assigned to the  $\overline{\text{RTS}}$  function. The  $\overline{\text{RTS}}$  should be output "High" to request data send halt after data receive is completed by a software in the RXD interrupt routine.



Note 1: If the CTS signal falls during transmission, the next data is not sent after the completion of the current transmission.

Note 2: Transmission starts at the first TxDCLK clock fall after the  $\overline{\text{CTS}}$  signal falls.

Figure 3.11 (16) Timing of CTS (Clear to send)

#### (8) Transmission Buffer

Transmission buffer (SC0BUF/SC1BUF) shifts out and sends the transmission data written from the CPU from the least significant bit (LSB) in order, using transmission shift clock TxDSFT which is generated by the transmission control. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX0/INTTX1 interrupt.

#### 9 Parity Control Circuit

When serial channel control register SCOCR < PE >/SC1CR < PE > is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SCOCR < EVEN > / SC1CR < EVEN > register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SCBUF, and data are transmitted after being stored in SC0BUF<TB7>/SC1BUF<TB7> when in 7-bit UART mode while in SC0MOD <TB8> / SC1MOD <TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before transmission data are written in the transmission buffer.

For receiving, data are shifted in the receiving buffer 1, and parity is added after the data are transferred in the receiving buffer 2 (SC0BUF/SC1BUF), and then compared with SC0BUF < RB7 > /SC1BUF < RB7 > when in 7-bit UART mode and with SC0MOD < RB8 > /SC1MOD < RB8 > when in 8-bit UART mode. If they are not equal, a parity error occurs, and SC0CR < PERR > /SC1CR < PERR > flag is set.

10 Error Flag

Three error flags are provided to increase the reliability of receiving data.

1. Overrun error <OERR>

If all bits of the next data are received in receiving buffer 1 while valid data are stored in receiving buffer 2 (SCBUF0/1), an overrun error will occur.

2. Parity error < PERR>

The parity generated for the data shifted in receiving buffer 2 (SCBUF0/1) is compared with the parity bit received from RxD pin. If they are not equal, a parity error occurs.

3. Framing error <FERR>

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.

## ① Generating Timing

1) UART mode

#### Receiving

Receiving			
Mode	9 Bit	8 Bit + parity	8 Bit, 7 Bit + parity, 7 Bit
Interrupt timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing		Center of last bit (parity bit)	
Overrun error timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit

#### Transmitting

Mode	9 Bit 8 Bit + parity 8 Bit, 7 Bit + parity, 7 Bit
Interrupt timing	Just before stop bit is transmitted.

 $\land$ 

( C

# 2) I/O interface mode


Transmission	SCLK output mode	Immediately after rise of last SCLK signal. (See figure 3.11 (19). )
Interrupt timing	SCLK input mode	Immediately after rise of last SCLK signal (rising mode), or immediately after fall in falling mode. (See figure 3.11 (20).)
Receiving Interrupt	SCLK output mode	Timing used to transfer received data to data receive buffer 2 (SCOBUF/SC1BUF) (that is, immediately after last SCLK). (See figure 3.11 (21).)
timing	SCLK input mode	Timing used to transfer received data to data receive buffer 2 (SC0BUF/SC1BUF) (that is, immediately after last SCLK). (See figure 3.11 (22).)

#### 3.11.3 Operational Description

(1) Mode 0 (I/O interface mode)


This mode is used to increase the number of I/O pins of for transmitting or receiving data to or from the external shifter register.

This mode includes SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.



#### ① Transmission

In SCLK output mode, 8-bit data and synchronous clock are output from TxD pin and SCLK pin, respectively, each time the CPU writes data in the transmission buffer. When all data is output, INTES0 < ITX0C > / INTES1 < ITX1C > will be set to generate INTTX0/1 interrupt.



#### 2 Receiving

In SCLK output mode, synchronous clock is outputted from SCLK pin and the data are shifted in the receiving buffer 1 whenever the receive interrupt flag INTES0<IRX0C>/INTES1<IRX1C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred in the receiving buffer 2 (SC0BUF/SC1BUF) at the timing shown below, and INTES0<IRX0C>/INTES1<IRX1C> will be set again to generate INTRX0/1 interrupt.






Figure 3.11 (21) Receiving Operation in I/O Interface Mode (SCLK Output Mode)

In SCLK input mode, the data is shifted in the receiving buffer 1 when SCLK input becomes active while the receive interrupt flag INTESO < IRX0C >/ INTES1 < IRX1C > is cleared by reading the received data. When 8-bit data is received, the data will be shifted in the receiving buffer 2 (SC0BUF/SC1BUF) at the timing shown below, and INTESO < IRX0C >/INTES1 < IRX1C > will be set again to generate INTRX0/1 interrupt.





Note : For data receiving, the system must be placed in the receive enable state (SC0MOD/SC1MOD  $<\!RXE\!>\!="1")$ 

#### (2) Mode 1 (7-bit UART Mode)

7-bit mode can be set by setting serial channel mode register SC0MOD <SM1,0> / SC1MOD<SM1,0> to "01".

In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register SCOCR<PE>/SCICR<PE>, and even parity or odd parity is selected by SCOCR <EVEN>/SCICR<EVEN> when <PE> is set to "1" (enable).

Setting example: When transmitting data with the following format, the control registers should be set as described below. Channel 0 is explained here.

Select P90 as the TxD pin.

Direction of transmission (transmission rate: 2400 bps @ fc = 12.288 MHz)


Set 7-bit UART mode. Add an even parity. Set transfer rate at 2400 bps. Start the prescaler for the baud rate generator. Enable INTTX0 interrupt and set interrupt level 4. Set data for transmission.

```
Note: X; Don't care -; No change
```

(3) Mode 2 (8-bit UART Mode)

8-bit UART mode can be specified by setting SC0MOD<SM1, 0>/SC1MOD<SM1, 0> to "10". In this mode, parity bit can be added, the addition of a parity bit is enabled or disabled by SC0CR<PE>/SC1CR<PE>, and even parity or odd parity is selected by SC0CR<EVEN>/SC1CR<EVEN> when <PE> is set to "1" (enable).

Setting example: When receiving data with the following format, the control register should be set as described below.



← Direction of transmission (transmission rate: 9600 bps @ fc = 12.288 MHz)

Main setting

Select P91 (RxD) as the input pin. Enable receiving in 8-bit UART mode. Add an odd parity. Set transfer rate at 9600 bps. Start the prescaler for the baud rate generator. Enable INTTX0 interrupt and set interrupt level 4.

Interrupt processing

```
Acc ← SCOCR AND 00011100
if Acc ≠ 0 then ERROR
Acc ← SCOBUF
```

Check for error.

Read the received data.

Note: X; Don't care -; No change


(4) Mode 3 (9-bit UART Mode)

9-bit UART mode can be specified by setting SC0MOD < SM1, 0>/SC1MOD < SM 1, 0> to "11". In this mode, parity bit cannot be added.

For transmission, the MSB (9th bit) is written in SCMOD <TB8>, while in receiving it is stored in SCCR<RB8>. For writing and reading the buffer, the MSB is read or written first then SC0BUF/SC1BUF.

#### Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SC0MOD < WU > /SC1MOD < WU > to "1". The interrupt INTRX1/INTRX0 occurs only when < RB8 > = 1.




Note: TxD pin of the slave controllers must be in open drain output mode.


Figure 3.11 (23) Serial Link Using Wake-Up Function

Protocol

- ① Select the 9-bit UART mode for the master and slave controllers.
- ② Set SC0MOD<WU>/SC1MOD<WU> bit of each slave controller to "1" to enable data receiving.
- 3 The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8) < TB8 > is set to "1".



- (1) Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- 5 The master controller transmits data to the specified slave controller whose SC0MOD<WU>/SC1MOD<WU> bit is cleared to "0". The MSB (bit 8)<TB8> is cleared to "0".




6 The other slave controllers (with the <WU> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or <RB8>) are set to "0" to disable the interrupt INTRX0/INTRX1.

The slave controllers  $(\langle WU \rangle = 0)$  can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.



# Setting example: To link two slave controllers serially with the master controller, and use the internal clock $\phi 1$ (fc/2) as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 is used for the purposes of explanation.


```
• Setting the master controller
```

```
Main
   P9CR
           ← X X - - - - 0 1
                                      Select P90 as TxD pin and P91 as RxD pin.
           ← X X - X - X X 1
   P9FC
   INTES0 ← 1 1 0 0 1 1 0 1
                                      Enable INTTX0 and set the interrupt level 4.
                                      Enable INTTX0 and set the interrupt level 5.
   SCOMOD ← 1 0 1 0 1 1 1 0
                                      Set \phi1 (fc/2) as the transmission clock in 9-bit UART mode.
   SCOBUF ← 0 0 0 0 0 0 1
                                      Set the select code for slave controller 1.
   INTTX0 interrupt
   SCOMOD \leftarrow 0 -
                                      Sets TB8 to "0".
   SCOBUF ← *
                                      Set data for transmission.
• Setting the slave controller 2
   Main
                                      Select P91 as RxD pin and P90 as TxD pin (open drain
   P9CR
                X - - - 0 1
           ← X X - X - X X 1
   P9FC
                                      output).
          ← X X X X X X - 1
   ODE
                                      Enable INTRX0 and INTTX0.
   INTESO ← 1 1 0 1 1 1 1 0
   SCOMOD \leftarrow 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 0
                                      Set <WU> to "1" in the 9-bit UART transmission mode
                                      with transfer clock \phi1 (fc/2).
   INTRX0 interrupt
   Acc ← SCOBUF
   if Acc = Select code
   Then SCOMOD4 \leftarrow - - - 0 - - -
                                         Clear <WU> to "0".
```

#### 3.12 Analog/Digital Converter

TMP96C141B has a high-speed analog / digital converter (A/D converter) with 4channel analog input that features 10-bit successive approximation.

Figure 3.12 (1) shows the block diagram of the A/D converter. 4-channel analog input pins (AN3 to AN0) are shared by input-only port P5 and so can be used as input port.




Note 1 : This A/D converter does not have a built-in sample and hold circuit.


Therefore, when A/D converting high-frequency signals, connect a sample and hold circuit externally.


Note 2: To lower the power supply current in IDLE or STOP mode, depending on the timing, standby mode can be entered with the internal comparator in enable state. Thus, stop A/D conversion before executing the HALT instruction.

The ladder resister between  $V_{REF}$  – AGND cannot be disconnected internally.









#### 3.12.1 Operation

(1) Analog Reference Voltage

High analog reference voltage is applied to the VREF pin, and the low analog reference voltage is applied to AGND pin.

The reference voltage between VREF and AGND is divided by 1024 using ladder resistance, and compared with the analog input voltage for A/D conversion.

(2) Analog Input Channels

Analog input channel to select depends on the operation mode of the A/D converter. In fixed analog input mode, one channel is selected by ADMOD<ADCH1,0> among four pins: AN0 to AN3.

In analog input channel scan mode, the number of channels to be scanned from AN0 is specified by ADMOD<ADCH1,0>, such as AN0 $\rightarrow$ AN1, AN0 $\rightarrow$ AN1 $\rightarrow$ AN2, and AN0 $\rightarrow$ AN1 $\rightarrow$ AN2 $\rightarrow$ AN3.

When reset, A/D conversion channel register will be initialized to ADMOD<ADCH1,0>=00, so that AN0 pin will be selected.

The pins which are not used as analog input channel can be used as ordinary input port P5.

(3) Starting A/D Conversion

A/D conversion starts when A/D conversion register ADMOD<ADS> is written "1". When A/D conversion starts, A/D conversion busy flag ADMOD<ADBF> which indicates "A/D conversion is in progress" will be set to "1".

(4) A/D Conversion Mode

Both fixed A/D conversion channel mode and A/D conversion channel scan mode have two conversion modes, i.e., single and repeat conversion modes.

In fixed channel repeat mode, conversion of specified one channel is executed repeatedly.

In scan repeat mode, scanning from AN0,  $\dots \rightarrow$  AN3 is executed repeatedly. A/D conversion mode is selected by ADMOD<REPET, SCAN>.

(5) A/D Conversion Speed Selection

There are two A/D conversion speed modes: high speed mode and low speed mode. The selection is executed by ADMOD<ADCS> register.

When reset, ADMOD < ADCS > will be initialized to "0", so that high speed conversion mode will be selected.

- (6) A/D Conversion End and Interrupt
  - A/D conversion single mode

ADMOD < EOCF > for A/D conversion end will be set to "1", ADMOD <ADBF > flag will be reset to "0", and INTAD interrupt will be enabled when A/D conversion of specified channel ends in fixed conversion channel mode or when A/D conversion of the last channel ends in channel scan mode.

• A/D conversion repeat mode

For both fixed conversion channel mode and conversion channel scan mode, INTAD should be disabled when in repeat mode. Always set the INTEOAD at "000", that disables the interrupt request.

Write "0" to ADMOD<REPET> to end the repeat mode. Then, the repeat mode will be exited as soon as the conversion in progress is completed.

When A/D conversion changes to the halt state of IDLE and STOP mode, even if in A/D converting state, A/D converter immediately stops the operation. After releasing the halt, the conversion does not restart.


(7) Storing the A/D Conversion Result

The results of A/D conversion are stored in ADREG0 to ADREG3 registers for each channel. In repeat mode, the registers are updated whenever conversion ends. ADREG0 to ADREG3 are read-only registers.

(8) Reading the A/D Conversion Result

The results of A/D conversion are stored in ADREG0 to ADREG3 registers. When the contents of one of ADREG0 to ADREG3 registers are read, ADMOD<EOCF> will be cleared to "0".

Setting example: ① When the analog input voltage of the AN3 pin is A/D converted and the result is stored in the memory address FF10H by A/D interrupt INTAD routine



#### 3.13 Watchdog Timer (Runaway Detecting Timer)

TMP96C141B is containing watchdog timer of Runaway detcting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt to notify the CPU of the malfunction, and outputs 0 externally from watchdog timer out pin WDTOUT to notify the peripheral devices of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

#### 3.13.1 Configuration

Figure 3.13 (1) shows the block diagram of the watchdog timer (WDT).





Figure 3.13 (1) Block Diagram of Watchdog Timer

The watchdog timer is a 22-stage binary counter which uses  $\phi(\text{fc}/2)$  as the input clock. There are four outputs from the binary counter:  $2^{16}/\text{fc}$ ,  $2^{18}$ fc,  $2^{20}/\text{fc}$ , and  $2^{22}/\text{fc}$ . Selecting one of the outputs with the WDMOD register generates a watchdog interrupt, and outputs watchdog timer out when an overflow occurs.

Since the watchdog timer out pin (WDTOUT) outputs "0" due to a watchdog timer overflow, the peripheral devices can be reset. The watchdog timer out pin is set to 1 by clearing the watchdog timer (by writing a clear code 4EH in the WDCR register). In other words, the WDTOUT keeps outputting "0" until the clear code is written.

The watchdog timer out pin can also be connected to the reset pin internally. In this case, the watchdog timer out pin ( $\overline{\text{WDTOUT}}$ ) outputs 0 at 8 to 20 states (800 ns to 2  $\mu$ s (@ 20 MHz) and resets itself.



#### 3.13.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog Timer Mode Register (WDMOD)
  - ① Setting the detecting time of watchdog timer < WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD<WDTP1, 0>=00 when reset, and therefore  $2^{16}$ /fc is set. (The number of states is approx. 32,768.)

2 Watchdog timer enable/disable control register <WDTE>

When reset, WDMOD < WDTE > is initialized to "1" enable the watchdog timer. To disable, it is necessary to clear this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return from the disable state to enable state by merely setting <WDTE > to "1".

③ Watchdog timer out reset connection < RESCR >

This register is used to connect the output of the watchdog timer with  $\overline{\text{RESET}}$  terminal, internally. Since WDMOD < RESCR> is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear of binary counter the watchdog timer function.

• Disable control

By writting the disable code (B1H) in this WDCR register after clearing WDMOD < WDTE > to "0", the watchdog timer can be disabled.

```
WDMOD ← 0 - - - - - X X
WDCR ← 1 0 1 1 0 0 0 1
```

Clear WDMOD<WDTE>to "0". Write the disable code (B1H).

• Enable control

Set WDMOD<WDTE>to "1".

Watchdog timer clear control

The binary counter can be cleared and resume counting by writing clear code (4EH) into the WDCR register.

WDCR ← 0 1 0 0 1 1 1 0 Write the clear code (4EH).





Figure 3.13 (4) Watchdog Timer Mode Register



#### 3.13.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set in the WDMOD<WDTP1, 0>register and outputs a low level signal. The watchdog timer must be zero-cleared by software before an INTWD interrupt is generated. If the CPU malfunctions (runaway) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter overflows and an INTWD interrupt is generated. The CPU detects malfunction (runaway) due to the INTWD Interrupt and it is possible to return to normal operation by an anti-mulfunction program. By connecting the watchdog timer out pin to peripheral devices' resets, a CPU malfunction can also be acknowledged to other devices.

The watchdog timer restarts operation immediately after resetting is released.

The watchdog timer stops its operation in the IDLE and STOP modes. In the bus releasing, the watchdog timer continues the countting. In the RUN mode, the watchdog timer is enabled.

However, the function can be disabled when entering the RUN mode.

Example : ① Clear the binary counter

WDCR ← 0 1 0 0 1 1 1 0 Write clear code (4EH). 2 Set the watchdog timer detecting time to  $2^{18}$ /fc WDMOD  $\leftarrow$  1 0 1 -- x x ③ Disable the watchdog timer. WDMOD  $\leftarrow 0 \neq - - - x x$ Clear WDTE to "0". WDCR  $\leftarrow 1 0 1 1 0 0 0 1$ Write disable code (B1H). ④ Set IDLE mode. WDMOD  $\leftarrow$  0 - - - 1 0 X X Disables WDT and sets IDLE mode. WDCR ← 1 0 1 1 0 0 0 1 Executes HALT command Set the standby mode (5) Set the STOP mode (warming up time:  $2^{16}$ /fc) WDMOD + - 1 0 1 X X Set the STOP mode. Executes HALT command. Execute HALT instruction. Set the standby mode.

# 4. Electrical Characteristics

#### 4.1 Absolute Maximum Ratings (TMP96C141BF)

		~	
Parameter	Symbol	Rating	Unit
Power Supply voltage	V cc	– 0.5 to 6.5	v
Input voltage	VIN	– 0.5 to Vcc + 0.5	V
Output Current (total)	ΣIOL	100	mA
Output Current (total)	ΣΙΟΗ	- 100	mA
Power Dissipation (Ta = $70^{\circ}$ C)	P D	500	m₩
Soldering Temperature (10 s)	T SOLDER	260	2
Storage temperature	T STG	-65 to 150	°C °C
Operating temperature	T OPR	-40 to 85	$\langle \rangle \rangle$

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.



#### 4.2 DC Characteristics (TMP96C141BF)

 $Vcc = 5 V \pm 10\%$ , TA = -40 to 85°C (4 to 16 MHz) TA = -20 to 70°C (4 to 20 MHz) (Typical values are for Ta = 25°C and Vcc = 5 V)

					-
Parameter	Symbol	Test Condition	Min	Max	Unit
Input Low Voltage (AD0 – 15) <u>P2, P3, P4, P</u> 5, P6, P7, P8, P9 <u>RESET,NMI,INT0(P87) EA X1</u>	V IL V IL1 V IL2 V IL3 V IL4		-0.3 -0.3 -0.3 -0.3 -0.3 -0.3	0.8 0.3 Vcc 0.25 Vcc 0.3 0.2 Vcc	>>>>>
Input High Voltage (AD0 – 15) <u>P2, P3, P4, P5, P6, P7, P8, P9 RESET, NMI, INT0 (P87) EA X1</u>	V IH V IH1 V IH2 V IH3 V IH4		2.2 0.7 Vcc 0.75 Vcc Vcc – 0.3 0.8 Vcc	Vcc + 0.3 Vcc + 0.3 Vcc + 0.3 Vcc + 0.3 Vcc + 0.3 Vcc + 0.3	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
Output Low Voltage	VOL	l OL = 1.6 mA		0.45	V
Output High Voltage	V OH V OH1 V OH2	OH = - 400 μA   OH = - 100 μA   OH = - 20 μA	2.4 0.75 Vcc 0.9 Vcc		V V V
Darlington Drive Current (8 Output Pins max.)	IDAR	V EXT = 1.5 V R EXT = 1.1 kΩ	-1.0	- 3.5	mA
Input Leakage Current Output Leakage Current	I LI I LO	0.0≦Vin≦Vcc 0.2≦Vin≤Vcc – 0.2	0.02 (Typ) 0.05 (Typ)	±5 ±10	μ <b>Α</b> μ <b>Α</b>
Operating Current (RUN) IDLE STOP (Ta = −40 to 85℃) STOP (Ta = 0 to 50℃)		f  osc = 20  MHz $0.2 \leq \text{Vin} \leq \text{Vcc} - 0.2$ $0.2 \leq \text{Vin} \leq \text{Vcc} - 0.2$	21 (Typ) 1.7 (Typ) 0.2 (Typ)	50 10 50 10	mA mA μA μA
Power Down Voltage (@ STOP, RAM Back up)	V STOP	V IL2 = 0.2Vcc, V IH2 = 0.8Vcc	2.0	6.0	V
RESET Pull Up Resistor	RRST		50	150	kΩ
Pin Capacitance	(CIO ))	tosc = 1 MHz		10	рF
Schmitt Width RESET, NMI, INTO (P87)	VTH		0.4	1.0 (Typ)	V
Programmable Pull Down Resistor	RKL	$\overline{(75)}$	10	80	kΩ
Programmable Pull Up Resistor	RKH		50	150	kΩ

Note: I-DAR is guaranteed for a total of up to 8 ports.

#### 4.3 AC Electrical Characteristics (TMP96C141BF)

 $Vcc = 5 V \pm 10\%$ , TA = -40 to 85°C (4 to 16 MHz) TA = -20 to 70°C (4 to 20 MHz)

7


Na	Deverserer	Cumple al	Vori	able	16 N	ЛНz	20 N	ЛНz	1.1
No.	Paramerer	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Osc. Period ( = x)	tosc	50	250	62.5	$\sim$	50		ns
2	CLK width	t _{CLK}	2x – 40		85	7.	60		ns
3	A0 to 23 Valid $\rightarrow$ CLK Hold	t _{AK}	0.5x – 20	$\sim$	(M/	()	5		ns
	CLK Valid $\rightarrow$ A0 to 23 Hold	t _{KA}	1.5x – 70		24	Ľ	5		ns
5	A0 to 15 Valid $\rightarrow$ ALE fall	t _{AL}	0.5x – 15	((	16		10		ns
6	ALE fall $\rightarrow$ A0 to 15 Hold	t _{LA}	0.5x – 15		16		10		ns
7	ALE High width	t _{LL}	x – 40		23		10		ns
8	ALE fall $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{LC}	0.5x – 30	<pre>///</pre>	> 1		(-5	$\sum$	ns
9	$\overline{RD}/\overline{WR}$ rise $\rightarrow$ ALE rise	t _{CL}	0.5x – 20		11		5	$\sim$	ns
10	A0 to 15 Valid $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{ACL}	x – 25	$\overline{\gamma}$	38		25	>	ns
11	A0 to 23 Valid $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{ACH}	1.5x – 50	$\langle / \rangle$	<b>44</b>		))25		ns
12	$\overline{RD}/\overline{WR}$ rise $\rightarrow$ A0 to 23 Hold	t _{CA}	0.5x <del>- 2</del> 0	$\bigcirc$	11	$\sim$	(/5)	)	ns
13	A0 to 15 Valid $\rightarrow$ D0 to 15 input	t _{ADL}		3.0x – 45		143	J.	105	ns
14	A0 to 23 Valid $\rightarrow$ D0 to 15 input	t _{ADH}		3.5x – 65	((	154	$\sim$	110	ns
15	$\overline{RD}$ fall $\rightarrow$ D0 to 15 input	t _{RD}	$\langle \rangle \rangle$	2.0x – 50	C	75		50	ns
16	RD Low width	t _{RR}	2.0x - 40		85	$\mathcal{S}$	60		ns
17	$\overline{\text{RD}}$ rise $\rightarrow$ D0 to 15 Hold	t _{HR}	0	(	(//0\		0		ns
18	$\overline{\text{RD}}$ rise $\rightarrow$ A0 to 15output	tRAE	x – 15		48	/	35		ns
19	WR Low width	tww	2.0x – 40	$\langle \frown \rangle$	85		60		ns
20	D0 to 15 Valid $\rightarrow \overline{WR}$ rise	tow	2.0x – 50	$\langle \rangle$	75		50		ns
21	$\overline{\text{WR}}$ rise $\rightarrow$ D0 to 15 Hold	twp	0.5x – 10		21		15		ns
22	A0 to 23 Valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} 1 \text{WAIT} \\ + n \text{ mode} \end{pmatrix}$	<b>t</b> AEH		3.5x - 90		129		85	ns
	A0 to 15 Valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} 1\text{WAIT} \\ +n \text{ mode} \end{pmatrix}$	tAWL	~	3.0x - 80		108		70	ns
24	$\overline{\text{RD}}/\overline{\text{WR}}$ fall $\rightarrow \overline{\text{WAIT}}$ Hold $\begin{pmatrix} 1 \text{WAIT} \\ + n \text{ mode} \end{pmatrix}$	tcw	2.0x + 0		125		100		ns
25	A0 to 23 Valid→PORT input	t _{APH}	$\langle c \rangle$	2.5x – 120		36		5	ns
26	A0 to 23 Valid→PORT Hold	t _{APH2}	2.5x + 50	$\sim$	206		175		ns
27	$\overline{WR}$ rise $\rightarrow$ PORT Valid	t _{CP}		200		200		200	ns
28	A0 to 23 Valid $\rightarrow \overline{RAS}$ fall	t _{ASRH}	1.0x - 40		23		10		ns
	A0 to 15 Valid $\rightarrow \overline{RAS}$ fall	TASRL	0.5x – 15		16		10		ns
	$\overline{RAS}$ fall $\rightarrow$ D0 to 15 input	t _{RAC}		2.5x – 70		86		55	ns
31	$\overline{RAS}$ fall $\rightarrow$ A0 to 15 Hold	t _{RAH}	0.5x – 15		16		10		ns
	RAS Low width	t _{RAS}	2.0x – 40		85		60		ns
33	RAS High width	t _{RP}	2.0x – 40		85		60		ns
34	$\overline{CAS}$ fall $\rightarrow \overline{RAS}$ rise	t _{RSH}	1.0x – 35		28		15		ns
	$\overline{RAS}$ rise $\rightarrow$ CAS rise	t _{RSC}	0.5x – 25		6		0		ns
	$\overline{RAS}$ fall $\rightarrow \overline{CAS}$ fall	t _{RCD}	1.0x – 40		23		10		ns
37	$\overline{CAS}$ fall $\rightarrow$ D0 to 15 input	tcac		1.5x – 65		29		10	ns
	CAS Low width	t _{CAS}	1.5x – 30		64		40		ns
39	D0 to 15 Valid $\rightarrow \overline{CAS}$ fall	t _{DS}	0.5x – 15		16		10		ns

AC Measuring Conditions


- Output Level : High 2.2 V /Low 0.8 V , CL = 50 pF
- (However CL = 100pF for AD0 to AD15, A0 to A23, ALE, RD, WR, HWR, R/W, CLK, RAS, CAS0 to CAS2) Input Level : High 2.4 V /Low 0.45 V (AD0 to AD15)
  - High 0.8 Vcc /Low 0.2 Vcc (Except for AD0 to AD15)

# TOSHIBA

#### (1) Read Cycle



#### (2) Write Cycle



#### 4.4 A/D Conversion Characteristics (TMP96C141BF)

	Vcc =	<u>5 V ± 10%, TA = - </u>	40 to 85 °C (4 to 1	<u>16 MHz) TA =</u>	– 20 to 70℃ (4	to 20 MHz)
	Parameter	Symbol	Min	Тур. 🚫	Max	Unit
Analog referen	ice voltage	V _{REF}	Vcc – 1.5	(	Vcc	
Analog referen	ice voltage	A _{GND}	Vss		Vss	V
Analog input v	oltage range	V _{AIN}	Vss		Vcc	
Anlog current f	or analog reference voltage	I _{REF}	<	0,5	1.5	mA
4≦fc	Low speed conversion mode	Error(Quantize		<u>±1.5</u>	± 4.0	
≦ 16 MHz	High speed conversion mode	error of ± 0.5		± 3.0	± 6.0	
16≦ fc	Low speed conversion mode	LSB not		±1.5	± 4.0	LSB
≦20 MHz	High speed conversion mode	included)		± 4.0	± 8.0	

## 4.5 Serial Channel Timing – I/O Interface Mode

				$\sim$			21	$\sim$	
4.5 Serial Channel Timing – I/C	) Interf	face Mode		$\geq$		$\Omega$			
(1) SCLK Input Mode		5 V ± 10%, TA = -	– 40 to 85°C (4 t	o 16 MI	Hz) 1	ra = - 2	0 to 70	C (4 to	20 MHz)
Demonstra	c	Varia	ble	161	инz <	20 N	/Hz	/	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
SCLK cycle	t _{SCY}	16X		1	$(\bigcirc$	0.8		μS	
Output Data $\rightarrow$ Rising edge of SCLK	toss	t _{SCY} /2 – 5X – 50		137		100		ns	
SCLK rising edge $\rightarrow$ Output Data hold	t _{OHS}	5X - 100	$\geq$	212	$\sqrt{2}$	150		ns	
SCLK rising edge→Input Data hold	t _{HSR}	0		6	$\sum$	0		ns	
SCLK rising edge $\rightarrow$ effective data input	t _{SRD}		t _{SCY} – 5X – 100		587		450	ns	

SCLK rising edge $\rightarrow$ effective data input	t _{SRD}		t _{SCY} – 5X – 100		587		450	ns	
(2) SCLK Output Mode	Vqc ≠	5 V ± 10%, TA =	– 40 to 85°C (4 t	o 16 MI	Hz) 1	「A = −2	20 to 70	ິ (4 to	20 MHz)
Parameter	Sumbal	🔵 🖯 Varia	able	16 1	ИНz	20 1	ИНz	Unit	
Parameter	Symbol	Min	_Max	Min	Max	Min	Max	Unit	
SCLK cycle (programmable)	t _{scy}	16X	8192X	1	512	0.8	409.6	μs	
Output Data $\rightarrow$ SCLK rising edge	toss	t _{SCY} – 2X – 150	$\langle \langle \rangle \rangle$	725		550		ns	
SCLK rising edge $\rightarrow$ Output Data hold	tons	2X – 80		45		20		ns	
SCLK rising edge→Input Data hold	t _{HSR}	0	$\sim$	0		0		ns	
SCLK rising edge $\rightarrow$ effective data input	t _{SRD}	$\langle \langle \langle \rangle \rangle$	t _{SCY} – 2X – 150		725		550	ns	

# 4.6 Timer/Counter Input Clock (TI0, TI4, TI5, TI6, TI7)


Vcc = 5	5 V ± 10%, T	A = -40 t	o85℃ (41	to 16 MHz	) TA=	– 20 to 70	C (4 to 2	0 MHz)
Parameter	Symbol	Varia	able	16 N	ЛНz	20 N	ЛНz	Unit
Falaneter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Clock Cycle	tvck	8X + 100		600		500		ns
Low level clock Pulse width	tvck⊾	4X + 40		<b>29</b> 0		240		ns
High level clock Pulse width	t _{VCKH}	4X + 40		290		240		ns


# 4.7 Interrupt Operation

 $Vcc = 5 V \pm 10\%$ , TA = - 40 to 85°C (4 to 16 MHz) TA = - 20 to 70°C (4 to 20 MHz)

Parameter	Sumbol	Varia	able	16 N	ЛHz	20 N	ЛHz	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
NMI, INTO Low level Pulse width	t _{INTAL}	4X		250		200		ns
NMI, INTO High level Pulse width	t _{INTAH}	4X		250		200		ns
INT4 to INT7 Low level Pulse width	t _{INTBL}	8X + 100		600		500		ns
INT4 to INT7 High level Pulse width	t _{INTBH}	8X + 100		600		500		ns

# 4.8 Timing Chart for I/O Interface Mode





#### 4.9 Timing Chart for Bus Request (BUSRQ) / BUS Acknowledge (BUSAK)

Note 1: The Bus will be released after the WAIT request is inactive, when the BUSRQ is set to "0" during "Wait" cycle.


Note 2: The internal programmable pull-down resistance is attanched.

Note 3: The internal programmable pull-up resistance is attanched.

CS2/CAS2 pin doesn't have programmable resistance. But pull-up resistance is attanched, when bus is released.

#### 4.10 Typical characteristics

Vcc=5 V, Ta=25°C, unless otherwise noted.



# 5. Table of Special Function Registers (SFRs)

(SFR ; Special Function Register)

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 128-byte addresses from 000000H to 00007FH.

- (1) I/O port
- (2) I/O port control
- (3) Timer control
- (4) Pattern Generator control
- (5) Watch Dog Timer control
- (6) Serial Channel control
- (7) A / D converter control
- (8) Interrupt control
- (9) Chip Select / Wait control

#### Configuration of the table

Symbol	Name	Address	7 6	7/1	(0/	$\left( \right)$
					1	→bit Symbol
		G				→Read / Write
						➤Initial value afrer rese
						→Remarks
	1		·		'	
				$\geq$		
		O/		7/ .		
			(7)			
~	12					

Address	Name	Address	Name	Address	Name	Address	Name
000000H	P0	20H	TRUN	40H	TREG6L	60H	ADREGOL
1H	P1	21H		41H	TREG6H	61H	ADREGOH
2H	POCR	22H	TREG0	42H	TREG7L	62H	ADREG1L
3H		23H	TREG1	43H	TREG7H	63H	ADREG1H
4H	P1CR	24H	TMOD	44H	CAP3L	7/64H	ADREG2L
5H	P1FC	25H	TFFCR	45H	САРЗН	65H	ADREG2H
6H	P2	26H	TREG2	46H	CAP4L	66H	ADREG3L
7H	P3	27H	TREG3	47H	САР4Н	67H	ADREG3H
8H	P2CR	28H	POMOD	48H	T5MOD	) 🎽 68Н	BOCS
9H	P2FC	29H	P1MOD	49H	T5FFCR	69H	B1CS
AH	P3CR	2AH	PFFCR	4AH	$\langle \rangle$	6AH	B2CS
BH	P3FC	2BH		4BH		6BH	$\sim$ $\gamma$
СН	P4	2CH		4CH	PGOREG	6СН	12
DH	P5	2DH		4DH	PG1REG	6DH	$\sum$
EH	P4CR	2EH		4EH	PG01CR	GEH	= 2/n
FH		2FH		4EH		6FH	GOI
10H	P4FC	30H	TREG4L	50H	SCOBUF	70H	INTEOAD
11H		31H	TREG4H	51H	SCOCR	711	INTE45
12H	P6	32H	TREG5L	52H	SCOMOD	Z2H/	INTE67
13H	P7	33H	TREG5H	53H	BROCR	73H	INTET10
14H	P6CR	34H	CAP1L	54H	SC1BUF	) 74H	INTEPW10
15H	P7CR	35H	CAP1H	55H	SC1CR	/ 75н	INTET54
16H	P6FC	36H	CAP2L	- 56H	SC1MOD	76H	INTET76
17H	P7FC	37H	САР2Н	57H	BR1CR	77H	INTES0
18H	P8	38H	T4MOD	58H	ODE	78H	INTES1
1 <b>9</b> H	P9	39H	TFF4CR	59H		79H	
1AH	P8CR	ЗАН	T45CR	5АН	$\sim$	7AH	
1BH	P9CR	звн	$\langle \rangle$	5BH		7BH	IIMC
1CH	P8FC	3СН	$\bigcirc$	5CH	WDMOD	7СН	DMA0V
1DH	P9FC	3DH		5DH	WDCR	7DH	DMA1V
1EH		( ( <b>/ 3</b> 'EH		5EH	ADMOD	7EH	DMA2V
1FH		3EH		5FH	7	7FH	DMA3V

Table5 I/O register address map

Note: TMP96C141B/041B doesn't have P0, P1, P0CR, P1CR, P1FC registers.

#### (1) I/O Port

Symbol	Name	Address	7	6	5	4	3	1 2	1	0		
			P07	P06	P05	P04	P03	P02	P01	P00		
P0	PORT0	00H					R/W					
						Inpu	ut mode		7			
						Unc	defined	$\bigcirc$				
P1			P17	P16	P15	P14	_P13	( [ / P12	P11	P10		
	PORT1	01H		R/W								
			Input mode									
			0	0	0	0	: (o	0	0	0		
			P27	P26	P25	P24	P23		P21	P20		
P2	PORT2	06H	* R/W									
			Inputimode									
			0	0	0	0	0	0	0	0		
			P37	P36	P35	P34	P33	P32	P31	P30		
P3	PORT3	07H										
					Input	mode				ut mode		
			1	1	1		1		79/	1		
	PORT4	0СН			6		2	P42	• P41	P40		
P4					10				* R/W			
									Input mode			
					$( \land )$	$\geq$		7/0	1	1		
						2	P53	: P52	P51	P50		
P5	PORT5	0DH							R			
									t mode	-		
			P67	P66	<u>P65</u>	P64	P63	P62	P61	P60		
P6	PORT6	6 12H	* R/W									
							ut mode			:		
			1	$\langle -1 \rangle$	1		1	1	1	1		
		RT7 13H		( ) )			P73	P72	P71	P70		
P7	PORT7		* R/W									
			$-(\alpha)$				~	•	t mode	: .		
				÷))		$\rightarrow$	1	1	1	1		
			P87	P86	P85	P84	P83	P82	P81	P80		
P8	PORT8	18H	* R/W									
				: .			ut mode	: .				
			1			1	1	<u> </u>	1	1		
	DODTO	19H		- /5	P95	P94	P93	P92	P91	P90		
Р9	PORT9				$\sim$			R/W				
								it mode	· .	<u> </u>		
	<	$\langle \ \rangle \rangle$		$ \land $	1	1	1	1	1	1		

Note: When P30 pin is defined as  $\overline{\text{RD}}$  signal output mode (P30F = 1), clearing the output latch register P30 to "0" outputs the  $\overline{\text{RD}}$  strobe from P30 pin for PSRAM, even when the internal address is accessed. If the output latch register P30 remains "1", the  $\overline{\text{RD}}$  strobe is output only when the external address is accessed.

Read/Write

- R/W ; Either read or write is possible
- R ; Only read is possible
- W ; Only write is possible

Prohibit RMW; Prohibit Read Modify Write. (Cannot use the RES, SET, TEST, CHG, STCF, EX, ADD, ADC, SUB, SBC, INC, DEC, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD, RRD, AND, OR, or XOR instructions.)

*R/W ; RMW instructions are prohibited for controlling ON/OFF of the pull-up/pull-down resistors.


#### (2) I/O Port Control (1/2)

Symbol	Name	Address	7	6	5	4	3	: 2	1	0		
			P07C	P06C	P05C	P04C	P03C	: P02C	P01C	P00C		
P0CR	PORT0	02H				M	/					
	Control	(Prohibit	0	0	0	0	0	0	)	0		
		RMW)		0:IN 1:	OUT (When e	external acces	ss, set as AD	7-0 and clear	ed to "0".)			
			P17C	P16C	P15C	P14C	P13C	[ P12C	P11C	P10C		
P1CR	PORT1 Control	04H				V		$\langle \mathcal{O} \rangle$				
		(Prohibit	0	0	0	0	0	0	0	0		
		RMW)	< < Refer to the "P1FC" >>									
			P17F	P16F	P15F	P14F	P13F	2) P12F	P11F	P10F		
P1FC	PORT1	05H				V			$\square$			
	Function	(Prohibit	0	0	0	0 🗸	$\langle 0 \rangle$	0	<u>  ( 0 / )</u>	<u> </u>		
		RMW)						<u> 5-8, 11 : A15</u>		~		
			P27C	P26C	P25C	P24C	P23C	<u> </u>	<u>P21C</u>	P20C		
P2CR	PORT2	08H				/_/w	/) )	$\Delta ($				
	Control	(Prohibit	0	0	0	0	0	0	<u>;//)/</u>	0		
		RMW)				< Refer to th			<u> </u>	. <u> </u>		
	PORT2 Function		P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F		
P2FC		09H			20	<u> </u>		$(\bigcirc)$				
		(Prohibit	0	0	0	Ŏ	0		0	0		
		RMW)				<u>, , , , , , , , , , , , , , , , , , , </u>		-0, 11 : A23-1	6	<u> </u>		
	PORT3 Control		P37C	P36C	P35C	P34C	P33C	: P32C		<u> </u>		
P3CR		0AH			V			<u> </u>	<u>.</u>			
		(Prohibit	0	0	0	0	0	0				
		RMW)		-	0: IN	1:001	$\rightarrow$					
			P37F	P36F	P35F	P34F	$\longrightarrow$	P32F	P31F	P30F		
DOLO	00070	0.011				W				<u> </u>		
P3FC	PORT3	0BH	0		0	0		0	0	0		
	Function	(Prohibit			0 : PORT	0 : PORT		0 : PORT	0 : PORT	0 : PORT		
		RMW)	1 : RAS		1 : BUSAK	1 : BUSRQ		1 : HWR P42C	1:WR	1 : RD P40C		
P4CR	PORT4 Control	0511	$-(\mathcal{O}$					P42C	P41C	: P40C		
		0EH (Prohibit		<u> </u>		$\sim$		0		0		
		• //	$\rightarrow$		<del>  (7)</del>	$(\land \ $						
		RMW)				)}		<u>0:</u> P42F	<u>IN 1:</u> P41F	OUT P40F		
P4FC	PORT4 Function	10H			$\frown$			: 7427	<u>: P41F</u> W			
F4FC		(Prohibit						0	0	0		
		(Prohibit RMW)						0 : PO				
								0.90	<u>ni I:</u>	CJ/CA3		

Note: With the TMP96C141B/TMP96C041B, which requires an external ROM, PORTO functions as AD0 to AD7; PORT1, AD8 to AD15; P30, the RD signal; P31, the WR signal, regardless of the values set in POCR, P1CR, P1FC, P30F and P31F.

## I/O Port Control (2/2)

Symbol	Name	Address	7	6	5	4	3	1 2	1	0	
			P67C	P66C	P65C	P64C	P63C	: P62C	P61C	P60C	
P6CR	PORT6	14H					W				
	Control	(Prohibit	0	0	0	0	0	: 0	<u>)</u> ) o	0	
		RMW)	0:IN 1:OUT								
P7CR	PORT7						P73C	P72C	P71C	P70C	
		15H	:		<u> </u>				W		
	Control	•					0	: 0	0	0	
		RMW)							<u> </u>		
		_	P67F	P66F	P65F	P64F	P63F	P62F	P61F	P60F	
P6FC	PORT6	16H					Ŵ				
	Function	•	0	0	0			0		0	
		RMW)	0:	PORT	<u>1 : PG1-OU</u>			: PORT	1 : RG0-C	<u>ÚT</u>	
	PORT7 Function					-(O)	P73F	<u> </u>	P71E		
		17H					<u>.</u> )	<u>w ((</u>	$\gamma_{\Delta}$		
P7FC								0			
		(Prohibit			4		0 : PORT	0 : PORT	0 PORT		
		RMW)		P86C	DOLO	P84C	1 : TO3 P83C	1 : TO2	▶: TO1 P81C		
	DODTO	1	P87C	POOL	<u> P85C ( )</u>			Poze	Porc	POUL	
P8CR	PORT8 Control	1AH I (Prohibit	0	0	0	> 0	W : 0		0	: 0	
		(Pronibit RMW)	<u> </u>	0	0 : HN	<u> </u>	· · · / /		: 0	: 0	
			:		P95C	P94C	- P93C	P92C	P91C	P90C	
	PORT9 Control	1BH				- 940		<u> </u>	····	. F30C	
P9CR								0	0	0	
		RMW)		$-(\bigcirc$		0:	<u> </u>		: OUT		
		,		P86F			P83F	P82F	:	:	
				W.		$\wedge$	· w	W			
P8FC	PORT8	1CH	(				0	0			
1010	Function	Function (Prohibit		0 : PORT	<	$\sum$	0 : PORT	0 : PORT			
		RMW)		1 : TO6	$\sim$		1 : TO5	1 : TO4			
P9FC	PORT9 Function			$\left\{ \right\}$	P95F	21	P93F	P92F		P90F	
		$\int \int \int dx$	$\mathcal{N}(\mathcal{C})$	/	W	$\wedge$	W	W		W	
		10H		<u> </u>	0	))	0	0		0	
		(Prohibit			0 PORT	$\mathcal{I}$	0 : PORT	0 : PORT		0 : PORT	
			RMW)	$\leq$		1: SCLK1		1 : TxD1	1 : SCLK0		1 : TxD0



# (3) Timer Control (1/3)

Symbol	Name	Address	7	6	5	4	3	1	1	0
Jynnool	Name		PRRUN	: 0	T5RUN	T4RUN	P1RUN	· PORUN	T1RUN	TORUN
			R/W				•	/w (		
	Timer		0		0	0	0		0 16	0
TRUN	Control	20H				: *			<u> </u>	: °
	Control				Presca	0 : Stop &	/			
						1 : Run (Co		$\langle \vee \rangle$ ))		
		22H		-	-			$\sim$		
TREG0	8bit Timer	(Prohibit					$\overline{N}$			
INEGO	Register 0	RMW)		•	•		efined	)/	•	•
		23H				. Unde	inned			
TREG1	8bit Timer	(Prohibit								
INLOT	Register 1	RMW)		•	•		efined		-91	~
		((())))	T10M1	. T10M0	PWMM1		T1CLK1	T1CLK0	TOCLK1	T0CLK0
			1101011				N		TOCERT	TOCERO
	8bit Timer		0	0	0		0		$\left( \right) $	0
тмор	Source	24H		8bit Timer	00:-			: 0 D0TRG	00 : TI	
	CLK &			6bit Timer	00:-	-1 PWM	00 : π 01 : φ	$\sim$	00 : Π	
	MODE	(Prohibit		8bit PPG	10 27	- 1 PWM	10:φ		10:φT	
		RMW)		8bit PWM	11:28		11:φ		11:φT	
		((())))				DBEN	TFF1C1	TFF1C0	TFF1IE	TFF1IS
					$ \downarrow ( \land )$	R/W		Ŵ))		/W
	8bit Timer					0			0	0
TFFCR	Flip-Flop	25H				1 : Double		vert TFF1	1 : TFF1	0 : Inverted
in civ	Control	2311				Buffer	00 . In		Invert	by
	control				$\sim$	Enable		ear TFF1	Enable	Timer 0
					1))	LINGSIC	11: D	on't care	Lindbird	inner o
	PWM			A.	<u> </u>	~	<u> </u>	-		•
TREG2	Timer	26H		$( \land \land )$		(R)	/W (Can r	ead register b	ouffer values	)
	Register 2			$\langle \bigcirc \rangle$	•	· / / / /	fined	<u></u>		
	PWM		6	$\sim$				•	•	
TREG3	Timer	27H		75		(R)	/W (Can r	ead register b	ouffer values	.)
	Register 3	6	$\sum (x) \in X$	$\mathcal{I}$	0		fined			,
			FF2RD	DB2EN/	PWMOINT	PWM0M	T2CLK1	T2CLK0	PWM0S1	PWM0S0
			( _ R	7	$\langle \langle \langle \langle \langle \langle \rangle \rangle \rangle \rangle$	)	W	•	•	
		$\sim$	< -	0	0	0	0	0	0	0
			TFE2	1 : Double	0 : Overflow	0 : PWM	00.4	P1 (fc/4)	00 : 26	- 1
POMOD	PWM0	28H	output	Buffer	interrupt	Mode		P4 (fc/16)	01:27	
	Mode	~7	value	Enable	1 : Compare /	1 : Timer		P16 (fc/64)	10 : 28	
		$\wedge \wedge \wedge$		$\sim$	match	Mode	11 : D	on't care	11 : Do	on't care
		(Prohibit			interrupt					
	(C	RMW)		$\langle \langle \langle \rangle \rangle$						
Ĉ	$jj \neq j$		FF3RD	DB3EN	PWM1INT	PWM1M	T3CLK1	T3CLK0	PWM1S1	PWM1S0
			/> R ( (				W			
	$ \rightarrow $				0	0	0	0	0	0
			TFF3	1 : Double	0 : Overflow	0 : PWM		P1 (fc/4)	00 : 26	_ 1
P1MOD	PWM1	29H	output	Buffer	interrupt	Mode		P4 (fc/16)	00:20	
	Mode		value		1 : Compare /	:	10 : øl	P16 (fc/64)	10:28	
					match	Mode	11 : D	on't care	11 : Do	on't care
		(Prohibit			interrupt					
		RMW)								
	1	,							÷	

## Timer Control (2/3)

Cumple of	Nama	ممعاماتهم	7	· · ·	: <u>-</u>			$\sim$	: 4	. 0
Symbol	Name	Address	7 FF3C1	6 FF3C0	5 FF3TRG1	4 FF3TRG0	3 FF2C1	FF2E0	1 FF2TRG1	0 FF2TRG0
					:					
			V	V	R/	vv 0	W			₩ : 0
				-		-	_			
	D.4.0.4			n't care	00 : Prohib		00 : Dor 01 : Set		00 : Prohik	
DEECD	PWM	2411	01 : Set	ar TFF3	inverte 01 : Invert		10 : Clea		invert	ed if matched
PFFCR	Flip-Flop	2AH		n't care	10: Set if n		11: Dor		10: Set if r	
	Control				clear if				clear i	
					overflo			)   / (	overfl	
					11 : Clear i	• /				f matched;
					set if o	verflowed			set it c	overflowed
	16bit	30H							$\langle \langle - \rangle$	2
TREG4L		(Prohibit							$\leftarrow$	
1112042	Register4L	RMW)				Undet	<u></u>	~ ((		
	16bit	31H						$\overline{2}$		
TREG4H		(Prohibit			(		/		<del>40/-</del>	
	Register4H	RMW)			2	Undet	•	$\overline{\mathcal{A}}$	50-	
	16bit	32H			AC	- //	. (	$(\Delta)$	~	
TREG5L	Timer	(Prohibit				V V	V	St.		
	Register5L	RMW)				Undet	fined	7.		
	16bit	33H			Z(	> -	. (//	()		
TREG5H	Timer	(Prohibit		~	$\left( \right)$	М	$\sim$	J		
	Register5H	RMW)			$\langle \langle \rangle$	Undet	fined			
	Contura						- ))			
CAP1L	Capture Register1L	34H				R	$\sim$ //			
	Registerit				<u>)</u>	Unde	fined			
	Capture			$\overline{\mathcal{C}}$	/		<u> </u>			
CAP1H	Register1H	35H	(	())		R				
	···· <b>y</b> ·····					Undet	fined			
	Capture		$-(\alpha)$	<u></u>			-			
CAP2L	Register2L	36H		))		R				
	-	$-/ \frown$			$-(\theta)$	Undet	fined			
CAP2H	Capture	37H			$\times \lor \leftarrow$		•			
CAPZH	Register2H	зуп				Undet				
			CAP2T5	EQ5T5	CAP1IN		CAP12M0	CLE	T4CLK1	T4CLK0
	16bit		R/	· · / /	W	GATIZIATI .		R/W	THEERI	THELICO
	Timer 4	$\sqrt{7}$	0	0	0	0	0	0	0	0
T4MOD	~ ~	38н Л	TFF5 IN			Capture 1	Timmina		Source	e Clock
	CLK &			Disable	0 : Soft-	00 : Disat			00 : TI4	CIOCK
	MODE			Enable	Capture	01 : TI4		1 :UC4	01:φT1	
$\leq$	///				1 : Don't	10 : TI4	↑TI4 ↓	Clear	10:φT4	
			$\land$ ((		care	11 : TFF1	↑ TFF1↓	Enable	11:φT16	5
	$ \rightarrow $		TFF5C1	TFF5C0	CAP2T4	CAP1T4	EQ5T4	EQ4T4	TFF4C1	TFF4C0
			$\sim$	V		R/	W		١	N
	16bit				0	0	0	0		_
T4FFCR	Timer 4	39H		ert TFF5		TFF4 Inve	rt Trigger		00 : Inve	rt TFF4
	Flip-Flop	5911	01 : Set			0 : Trigge	r Disable		01 : Set T	
	Control			ar TFF5		1 : Trigge	er Enable		10 : Clea	
			11 : Do	n't care					11 : Don'	τcare

## Timer Control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			- :				PG1T	PG0T	DB6EN	DB4EN
			R/W					RA	N	
	<b>T4 T</b> 5		0				0	0	) j o i	0
T45CR	T4, T5	3AH	Fix at "0"				PG1 shift	PG0 shift	1: Dou	ıble
	Control						trigger	trigger	Buff	fer
								0 : Timer 0, 1	Ena	ble
							1 : Timer 5	1 : Timer 4		
	16bit	40H					- ((	$\overline{)}$		
TREG6L	Timer	(Prohibit				١	N	JJ		
	Register6L	RMW)				Unde	fined	/		
	16bit	41H				0	$\langle \rangle   1$		$\langle \rangle$	
rreg6h	Timer	(Prohibit				Ì	M T	~	$\leq $	/
	Register6H	RMW)				Unde	fined		$\langle \rangle$	
	16bit	42H					-))	$\wedge$ (C		
TREG7L	Timer	(Prohibit					Ń		$(\mathcal{I} \cap)$	
	Register7L	RMW)			(		fined		90/	
	16bit	43H			C	$\left( \begin{array}{c} \\ \end{array} \right)$	-	6	$\sum$	
TREG7H		(Prohibit			7	//	N	$( \bigcirc )$	×.	
	Register7H						fined	S		
							- (	77.		
CAP3L	Capture	44H			$ \rightarrow ( \ ) $	>	R ((/	$\langle \rangle \rangle$		
0,1101	Register3L					×	fined	$ \rightarrow $		
						- / /	_			
САРЗН	Capture	45H			$\sim$	-	R			
	Register3H			$-(\bigcirc$			fined			
				-(-	$\rightarrow$					
CAP4L	Capture	46H			9	~	R			
	Register4L		(	$\Box$			fined			
				$\bigcirc$			_			
CAP4H	Capture	47H			~		Ř			
-	Register4H		((//	$\wedge$		Unde	fined			
				//	CAPSIN		CAP34M0	CLE	T5CLK1	T5CLK0
	16bit		) > > > > > > > > > > > > > > > > > > >	/r	V W			_;		
	Timer 5					0	: 0	· 0 · ·	0 :	0
	Source		$\langle  \rangle$				: o Timming		Source	
T5MOD	CLK &	48H			0 : Soft-	00 : Disa	ble		00 : TI6	CIUCK
	MODE				Capture	00 : Disa		1:UC5	00 : ∩0 01 : øT1	
		$\square$			1:Don't	10 : TI6		Clear	10: φT4	
	2	$\sim$ $\sim$		~	Care		Î↑ TFF1 ↓	Enable	11 : ∳T16	
		$\rightarrow \rightarrow$			CAP4T6	CAP3T6	EO7T6	EO6T6	TFF6C1	TFF6C0
	(C			$\leftarrow$			<u>: EQ710</u> /W			
<	16bit			$\rightarrow$	0	0	0	0	V	
T5FFCR	Timer 5	49н		$\rightarrow \rightarrow \rightarrow$				. 0		+ 7552
IJFFCK	Flip-Flop	490		))			ert Trigger er Disable		00 : Inver 01 : Set T	
17	Control		$\bigvee$				er Disable er Enable		10 : Set i	
						i. ingg			11 : Don'	
					:			:		

### (4) Pattern Generator

Symbol	Name	Address	7	6	5	4	3	2	1	0
	PG0	4CH	PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00
PGOREG	Register	(Prohibit		v	V			RA	W	
	Register	RMW)	0	0	0	0		Unde	fined	
	PG1	4DH	PG13	PG12	PG11	PG10	SA13	SA12	SA11	SA10
PG1REG	Register	(Prohibit		۷	V		$\sim$ (	(// R/	W	
	Register	RMW)	0	0	0	0		Unde	fined	
			PAT1	CCW1	PG1M	PG1TE	PATO	ccwo	PG0M	PG0TE
						R/\	w ((	$\langle \rangle$		
	PG0, 1		0	0	0	0	0	/ o	0	0
PG01CR		4EH	0: 8bit	0: Normal	0: 4bit	PG1 trigger	0:8bit	0: Normal	0: 4bit	PG0
	Contorol		write	Rotation	Step	input 🔿	write	Rotation	Step	trigger
			1: 4bit	1: Reverse	1: <b>8</b> bit	enable	1:4bit	1: Reverse	1:8bit	input
			write	Rotation	Step	1: Enable	write	Rotation	Step	enable
							))	$\mathcal{A}$ ((		1: Enable

# (5) Watch Dog Timer

Symbol	Name	Address	7	6	. 5	4	3 ( / / ) 2	1	0
			WDTE	WDTP1	WDTP0	WARM	HALTM1 HALTMO	RESCR	DRVE
					$\langle \rangle$	R/	N V		
	Watch		1	0	0	i Q <	0 0	0	0
WD-	Dog	5CH		00: 216	vfc	Warming	Standby Mode	1: Connect	1: Drive
MOD	Timer		1: WDT	01: 218	9/fc	up Time	00: RUN Mode	internally	the pin
	Mode		Enable	10: 220	7fc	0: 2 ¹⁴ /fc	01: STOP Mode	WDT out	in STOP
				11: 222	/fc	1: 2 ¹⁶ /fc	10: IDLE Mode	pin to	mode
				$\left( \right)$		$\sim$	11: Don't care	Reset Pin	
	Watch					$\langle \langle \rangle \rangle$	-		
	Dog Timer	5DH	$(\mathcal{O})$	$\langle \rangle$	2	V V	V		
WDCR	Control			))	6	$\sim$ -			
	Register				B1H: WDT C	isable Code	4EH: WDT Clear Code		

# (6) Serial Channel (1/2)

Serial		RB7	: RB6	E RB5	: RB4 :	RB3	: <b>RB2</b>	RB1	
			•	•			•	•	RB0
	50H	TB7	TB6	TB5	TB4	TB3	<u>TB2</u>	RB1	TB0
	5011			R (F	Receiving)/W	(Transmissio	on)		
Buller								) [ ]	
		RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	100
		R			R (Clear	red to 0 by re	ading)	R	/W
Serial			0	0	0	0	<u> </u>	0	0
Channel 0	51H	Receiving	Parity	1:		1: Error		0; SCLKQ	1: Input
Control		data bit 8	0: Odd	Parity	Overrun	Parity	Framing		SCLK0 pir
			1: Even	Enable			2)~	1 <u>, sc</u> lκα	
					/	$\langle \rangle$			
		TB8	CTSE	RXE			SM0	SC1	SC0
					R/\	N		C(	$\checkmark$
		Undefined	0	0	0	0	0	Q	0
		Trans-	1:	1:	1: ((//	00: Unused	$\sim$ (C		
	52H	mission	CTS	Receive	Wake up	01: UART 7	bit	01: Baud I	ate
Mode		data bit 8	Enabl	e Enable	Enable	10: UART 8	bit	$\cdot \bigcirc / / / /$	
				1		11: UART 9	bjt	10: Interna	al clock ∉1
							$(C \land )$	$\sim$	
		_		BROCK1	BROCKO	BR053		•	BR0S0
							<u> </u>		
		-			0			0	: 0
	53H				· · · · · · · · · · · · · · · · · · ·		- / /		· · ·
Control									
		Ŭ					0-	~F	
							("1" pro	phibited)	
Carriel		RB7	RB6	) RB5	RB4	RB3	RB2	RB1	RB0
	<b>E</b> 411	TB7	TB6	тв5	TB4	твз	TB2	RB1	TB0
	54H		$( \land \land )$	R (F	Receiving) /W	' (Transmissio	on)		
Butten			()			fined			
		RB8	EVEN	PE	QERR	PERR	FERR	SCLKS	IOC
		R	í I	w <	R (Clear	red to 0 by re	adina)	R	Ŵ
Serial	$\frown$		)) 0	0	0	0	0	0	0
Channel 1	55H	Receiving	Parity	1: (7/	$\langle \wedge \rangle$	1: Error		0: SCLK1	1: Input
Control		data bit 8	0: Odd 🧹	Parity	Overrun	Parity	Framing		SCLK1 pir
			1: Even	Enable	$\sum$		_	1.SCLK1	
				$ \rightarrow $					
		TB8	-/	RXE	WU	SM1	SM0	SC1	SC0
$\sim$	$\land$				R/\	N			
Sorial	X .	Undefined	0	0	0	0	0	0	0
		Trans-	Fix at	1:	1:	00: I/O	Interface	00: TO0	Trigger
		mission	<b>~</b> "0"	Receive	Wake up	01: UA	RT 7bit		
wode		data bit 8		:	: : :	10: UA	RT 8bit		rator
///	$\mathcal{I}$	. 6	$\sim$				RT 9bit	10: Inter	nal clock $\phi$
		$\land$ ((						11: Don'	t care
$ \rightarrow $		$( \bigcirc )$	$\bigcirc$						
	Channel 0 Control Serial Channel 0 Mode Baud Rate Control Serial Channel 1 Buffen Serial Channel 1	BufferSerial Channel 0 Control51HSerial Channel 0 Mode52HBaud Rate Control53HSerial Channel 1 Buffen54HSerial Channel 1 Control55HSerial Channel 1 Control55H	Channel 0 Buffer Serial Channel 0 Control Serial Channel 0 Mode Serial Channel 0 Mode Serial Channel 1 Serial Channel 1 Serial Cha	Channel 0 Buffer50HSerial Channel 0 Control51HRB8EVEN R R ISerial Channel 0 Mode51HReceiving Receiving IParity O ISerial Channel 0 Mode52HTB8CTSEUndefined mission data bit 80Odd IBaud Rate Control52H-Baud Rate ControlSerial Channel 1 Buffen53H-Serial Channel 1 Buffen54H-Serial Channel 1 Control54HRB7 RB6 TB7RB6 TB6Serial Channel 1 Control54HRB8 CUENEVEN RSerial Channel 1 Control55HRB8 RECEIVING Parity data bit 80Serial Channel 1 Control55HRB8 RECEIVING RECEIVING RECEIVING RECEIVING RECEIVING Parity data bit 80Serial Channel 1 Control55HTB8 TB8-Serial Channel 1 Control56HTrans- TB8-Serial Channel 1 Mode56HTrans- TB8-Serial Channel 1 Control56HTrans- TB8-	Channel 0 Buffer         50H         R         R(f)           Serial Channel 0 Control         51H         RB8         EVEN         PE           R         R/W         0         0         0           Serial Channel 0 Mode         51H         Receiving         Parity         1:           Serial Channel 0 Mode         52H         TB8         CTSE         RXE           Undefined         0         0         0         0           Serial Channel 0 Mode         52H         TB8         CTSE         RXE           Undefined         0         0         0         0           Fix at Control         52H         RW         0         0         0           Baud Rate Control         53H         -         BROCK1         RW         0         0         0; \$Ta           Serial Channel 1 Buffen         54H         RB7 TB7         RB6 TB7         RB6 TB7         RB6 TB5         RU         PE           R         RW         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         <	Channel 0 Buffer         50H Exercised Channel 0         Serial 51H         RB8         EVEN         PE         OERR OERR           Serial Control         51H         RB8         EVEN         PE         OERR           R         RWV         R(Clear         0         0         0           Control         51H         Receiving data bit 8         Parity         1:	Channel 0 Buffer         50H         R (Receiving)/W (Transmission)/W (Transmission/W (Transmission)/W (Transmission)/W (Transmission/W (Transmission)/W (Transmission/W (Transmission)/W (Transmission/W (Transmis	Channel 0 Buffer         50H         R(Receiving)/W (Transmission)           Serial Channel 0 Control         51H         RB8         EVEN         PE         OER         PERR         FERR           R         R RVW         R (Cleared to 0 by feading)         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	Channel 0 Buffer         50H         R (Receiving)/W (Transmission)           Serial Channel 0 Control         51H         RB8         EVEN         PE         OER         PER         FER         SCLKS           Serial Channel 0 Mode         51H         RB8         EVEN         PE         OVER         PER         FER         SCLKS           Serial Channel 0 Mode         51H         Receiving Parity         1:         1:         Error         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

# (6) Serial Channel (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-		BR1CK1	BR1CK0	BR1S3	BR152	BR1S1	BR1S0
			R/W				R	$\sim$		
	Baud Rate		0		0	0	0	i (0	0	0
BR1CR	Control	57H	Fix at "0"		00: φT0 01: φT2 10: φT8 11: φT32	(fc/4) (fc/16) (fc/64) (fc/256)			ency divisor ~F ohibited)	
									ODE1	ODE0
	Serial								R/\	N
ODE	Open	58H						)   (	0	0
001	Drain							2	1:P93	1:P90
	Enable								Open- drain	Open- drain

## (7) A/D Converter Control

(7) A	/D Conve	erter Co	ntrol				$\langle \rangle$	$\diamond$	500	•
Symbol	Name	Address	7	6	5	4	3	2	$\mathbb{C}(1/2)$	0
			EOCF	ADBF	REPET	SCAN	ADCS	ADS	ADCH1	ADCH0
	A/D			R			R/	w C	~	
ADMOD		5EH	0	0	0	0	0	0))	0	0
	Mode reg		1: End	1: Busy	1: Repeat mode		1: Slow mode	1: START	Analog Channe	Input el Select
*1)	AD Result		ADR01	ADR00	$\langle \rangle$		$\sim$ $\langle \zeta \langle$	$\square$		
AD	Reg 0 low	60H		<	$\langle \rangle \rangle$	R				
<b>REGOL</b>	Reg 010w		Uno	defined		4<	1	1	1	1
AD	AD Result		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
REGOH	Reg 0 high	61H				R				
					<u> </u>	Undet	ined			
*1)	AD Result		ADR11	ADR10						
AD	Reg 1 low	62H				R				
REG1L	neg non			defined	1	$\langle \langle \langle \rangle \rangle$	1	1	1	1
AD	AD Result		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
REG1H	Reg 1 high	63H	$\sum \sqrt{2}$	$\square$	6					
-		//			$\sim (//$	Unde		:	<del> </del>	
*1)	AD Result		ADR21	7 ADR20		)			<u>:</u>	
AD	Reg 2 low	64H	4			R		: .		
REG2L	-			defined		1	1	1	<u> </u>	<u> </u>
AD	AD Result	Acru	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
REG2H	Reg 2 high	265H			$\rightarrow$	R				
*1)			ADR31	ADR30	:	Undet	ined	:	:	:
AD ''	AD Result	66H		: APR30	:	: : R		:	:	:
	Reg 3 low	0011	11	d a fi a a d	: 1	<u> </u>	1	: 1	1	1
NEODE	$\langle \cdot \rangle \langle \cdot \rangle$		ADR39	defined : ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
AD	AD Result	67H		20030		<u>: ADI(30 :</u> R				
REG3H	Reg 3 high	0/11	$\langle \checkmark \rangle$	> -		Undet				
				$\sim$		Under	meu			

*1: Data to be stored in A/D Conversion Result Reg Low are the lower 2 bits of the conversion result. The contents of the lower 6 bits of this register are always read as "1".

r.

## (8) Interrupt Control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	INTerrupt			INT	AD			> in	Т0	
INTE-	Enable	70H	IADC	IADM2	IADM1	IADM0	10C	I0M2	10M1	10M0
0AD	0 & A/D	(Prohibit	R/W		W		R/W		)) w	
	0 & A/D	RMW)	0	0	0	0	0	0	0	0
	INTerrupt			IN	Т5		$ \land ($	(// \\ IN	Т4	
INTE45	Enable	71H	15C	15M2	I5M1	15M0	140	(14M2	I4M1	I4M0
INTE45	4/5	(Prohibit	R/W		W		R/W		W	
	4/5	RMW)	0	0	0	0	0	0	0	0
	INTerrupt			IN	Т7			ノノ IN	Т6	
INTE67	Enable	72H	17C	I7M2	I7M1	I7M0	6C	16M2	16M1	16M0
INTE67	Enable 6/7	(Prohibit	R/W		W	7	R/W		W	
	6/7	RMW)	0	0	0	0	0	0	0	0
				INTT1 (	Timer 1)	$\left( \right)$	$\sim$	INTTO (	Timer 0)	
	INTerrupt	73H	IT1C	IT1M2	IT1M1	IT1M0	) ітос	ITOM2	) ITOMI	IT0M0
INTET10	Enable	(Prohibit	R/W		W	$\sim$	R/W		$\sqrt{2}$	
	Timer 1/0	RMW)	0	0	0		0	0	~ (o)	0
				INTT3 (Time	er 3/PWM1)			/NTT2 (Tim	er 2/PWM0)	
INTE-	INTerrupt Enable	74H	IPW1C	IPW1M2	IPW1M1	IRW1M0	IPW0C	IPW0M2	IPW0M1	IPW0M0
PW10	PWm 1/0	(Prohibit	R/W		W		R/W		W	
	Pvvm 1/0	RMW)	0	0	0	>> 0	0		0	0
	INTerment			INTTR5	(TREG5)	$\geq$		) INTTR4	(TREG4)	
	INTerrupt Enable	75H	IT5C	IT5M2 🔍	IT5M1	IT5M0	HT4C	IT4M2	IT4M1	IT4M0
INTET54		(Prohibit	R/W		w V		R/W		W	
	Treg 5/4	RMW)	0	0	. 0	0	0	0	0	0
	INTerroret			INTTR7	(TREG7)		$\sum$	INTTR6	(TREG6)	
INTET76	INTerrupt Enable	76H	IT7C	IT7M2	JT7M1	IT7M0	IT6C	IT6M2	IT6M1	IT6M0
INTET70		(Prohibit	R/W	$\bigcirc$	w	$\wedge$	R/W		W	
	Treg 7/6	RMW)	0	0	0	0	0	0	0	
	INTerrort			,илт	ТХ0	$\langle \rangle$		INT	RX0	
	INTerrupt	77H	ITX0C	TX0M2	ITX0M1	TXOMO	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	Enable	(Prohibit	R/W	$\leq$	w	$\langle \rangle$	R/W		W	
	Serial 0	RMW)	0	0	0	0	0	0	0	0
	INT annum t			INT	TX1 (//	$\sum$		INT	RX1	
	INTerrupt	78H	/ITX1C	ITX1M2	HX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	Enable	(Prohibit	R/W		W		R/W		W	
	Serial 1	RMW)	0	0		0	0	0	0	0

			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
IxxM2	IxxM1	IxxM0	Function (Write)	
	0 0 1 1 0 0 1 1		Prohibit interrupt request. Set interrupt request level to "1". Set interrupt request level to "2". Set interrupt request level to "3". Set interrupt request level to "4". Set interrupt request level to "5". Set interrupt request level to "6". Prohibit interrupt request.	

lxxC	Function (Read)	Function (Write)
0	Indicate no interrupt request.	Clear interrupt request flag.
1	Indicate interrupt request.	Don't care

Interrupt Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMA 0						μD	MA0 start ve	ctor	
DMA0V	-	7CH				DMA0V8	DMA0V7	DMA0V6	DMA0V5	DMA0V4
DIVIAUV		(Prohibit						W) [
	Vector	RMW)				0	0	0	0	0
	DMA 1						μD	MA1 start ve	ctor	
DMA1V		7DH				DMA1V8	DMA1V7	DMA1V6	DMA1V5	DMA1V4
DIVIATV	Vector	(Prohibit						W		_
	vector	RMW)				0	0	0	0	0
	DMA 2						μD	MA2 start ve	ctor	
DMA2V	request	7EH				DMA2V8	DMA2V7	DMA2V6	DMA2V5	DMA2V4
DIVIAZV	Vector	(Prohibit				2	$\langle \rangle$	W	()	
	Vector	RMW)				0	0	0	0	0
	DMA 3					$\left(\right)$		MA3 start ve	ctor	
DMA3V	request	7FH				DMA3V8	DMA3V7	DMA3V6	DMA3V5	DMA3V4
DIVIASV	Vector	(Prohibit				\sim		<u> </u>	$\overline{(n)}$	
	Vector	RMW)				\bigcirc	0	<u>i 0</u>	70/	0
					G	$\langle \ \rangle$		HOIE	DILE	NMIREE
					1 2((\bigcirc)	W	W
	Interrupt								0	0
	Input					\searrow		1: INTO	0: INT0	1: Operate
IIMC	Mode	7BH				\geq		input	edge	even at
	Contorol			_				enable	mode	NMI rise
	Contoror				$\langle \langle \rangle$				1: INT0	edge
		(Prohibit					:))	1	level	1
		RMW)					\sim //		mode	

Chip Select / Wait Controller (9)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Block 0 CS/WAIT control register		BOE	BOSYS	BOCAS	BOBUS	B0W1	B0W0	B0C1	B0C0
BOCS			W	W	W	W	w	Ŵ	_ w	W
			0	0	0	0	0	0) Y o	0
		68H	1:	1:	0:	0: 16bit	00: 2WAIT 00: 7F00H to 7FFFH		o 7FFFH	
			CS	SYSTEM	CS0	Bus	01: 1WAIT 01: 400000H to		H to	
		(Prohibit	Enable	only	1:	1: 8bit			10: 800000	to
		RMW)			CAS0	Bus			11: C00000 to	
	Block 1 CS/WAIT control register		B1E	B1SYS	B1CAS	B1BUS	B1W1	B1W0	B1C1	B1C0
			W	W	W	W	_ W)) w	W	w
B1CS		69H	0	0	0	0	0	0	0	0
			1:	1:	0:	0: 16bit	00: 2WAIT 00: 480H to 7FFF		ZFFFH (Note3))	
			CS	SYSTEM	CS1	Bus	01: 1WAIT		01: 400000H to	
		(Prohibit	Enable	only	1:	1:8bit	10: 1WAIT + n 10: 800000H to		H to	
		RMW)			CAS1	Bus	11: 0WAIT		11: C00000H to	
	Block 2 CS/WAIT control register		B2E	B2SYS	B2CAS	B2BUS	B2W1	B2W0	(/B2C1)	B2C0
			W	W	W	VV.	W	W	$\neg w$	W
B2CS		6AH	1	0	0		0		> _0	0
			1:	1:	0: 人(0: 16bit	00: 2WAI	t Cool	00: 8000H to	
			CS	SYSTEM	CS2	Bus	01: 1WAI	Ţ	01: 400000H to	
		(Prohibit	Enable	only	1	1: 8bit	10: 1WAI	T+0	10: 800000H to	
		RMW)			CAS2	Bus	11: 0WAI	<u>f))</u>	11: C00000H	l to

Note 1: After reset, only "Block 2" is set to enable.

 \rightarrow After reset, the program starts in 16-bit data bus, 2-wait state.

- Note 2 : These registers can be accessed only in system mode. Note 3 : TMP96C041B for internal RAM less is 80H to 7FFFH.

6. Port Section Equivalent Circuit Diagram


• Reading The Circuit Diagram


Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.


The dedicated signal is described below.

- STOP : This signal becomes active "1" when the halt mode setting register is set to the STOP mode and the CPU executes the HALT instruction. When the drive enable bit [DRIVE] is set to "1", however, STOP remains at "0".
- The input protection resistans ranges from several tens of ohms to several hundreds of ohms.


P0 (AD0 to AD7), P1 (AD8 to 15, A8 to 15), P2(A16 to 23, A0 to 7)







TOSHIBA



RESET vçc 1**00 k**Ω typ. ~ 1 Input reset 🔶 Schmitt WDTOUT reset enable ■ X1, X2 clock \bigcirc oscillator X2 P-ch N-ch Oscillation enable → >_ X1 ■ VREF, AGND VREF Ladder Resistance A / D Converter GND

7. Points of Note and Restrictions

(1) Special Expression

① Explanation of a built-in I/O register : Register Symbol < Bit Symbol > ex) TRUN<TORUN> … Bit TORUN of Register TRUN

2 Read, Modify and Write Instruction

An instruction which CPU executes following by one instruction.

 $1. \ CPU \ reads \ data \ of \ the \ memory.$

2. CPU modifies the data.

3. CPU writes the data to the same memory.

- ex1) SET 3, (TRUN) ··· set bit3 of TRUN
- ex2) INC 1, (100H) ... increment the data of 100H

• The representative Read, Modify and Write Instruction in the TLCS-900

SET	imm, mem	,	RES imm, mem
CHG	imm, mem	,	TSET imm, mem
INC	imm, mem	,	DEC imm, mem
RLD	A, mem	,	ADD imm, reg

③ 1 state

1 cycle clock divided by 2 oscillation frequency is called 1 state.

ex) The case of oscillation frequency is 20MHz

(2) Care Points

 $\textcircled{1}\overline{\mathrm{EA}}$, pin

Fix these pins $V_{\mbox{CC}}$ or GND unless changing voltage.

2 Warmingup Counter

The warmingup counter operates when the STOP mode is released even the system which is used an external oscillator. As a result, it takes warming up time from inputting the releasing request to outputting the system clock.

③ High Speed μ DMA (DRAM refresh mode)

When the Bus is released ($\overline{\text{BUSAK}}$ = "0") for waiting to accept the interrupt, DRAM refresh is not performed because of the high-speed μ DMA is generated by an interrupt.

④ Programmable Pull Up/Down Resistance

The programmable pull up/down resistors can be selected ON/OFF by program when they are used as the input ports. The case of they are used as the output ports, they can not be selected ON/OFF by program. Read-modify-write instructions are prohibited for controlling ON/OFF of the pull-up/down resistors.

⑤ Bus Releasing Function

Refer to the "Note about the Bus Release" in 3.5 Functions of Ports because the pin state when the bus is released is written.

⁶ WatchDog Timer

When the bus is released, both internal memory and internal I/O can not be accessed. But the internal I/O continues to operate. So, the watch dog timer continues to run. Therefore, be care about the bus releasing time and set the detection timer of watch dog timer.

⑦ WatchDog Timer

The watch dog timer starts operation immediately after the reset is released. When the watch dog timer is not used, set watch dog timer to disable.

(B) CPU (High Speed μ DMA)

Only the "LDC cr, r", "LDC r, cr" instruction can be used to access the control register like transfer source address register (DMASn) in the CPU.

Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts = $(\overline{NMI}, INTO)$, which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE or STOP mode. (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

