#### TMS28F1600T, TMS28F1600B 16M-BIT (1M BY 16, 2M BY 8)

SMJS836 - JANUARY 1997

#### CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY

- Auto-Select V<sub>CC</sub> and V<sub>PP</sub> Voltages
  - 2.7 V, 3.3 V, or 5 V Read Operation (V<sub>CC</sub>)
  - 2.7 V, 3.3 V, 5 V, or 12 V Program Erase (V<sub>PP</sub>)
- Fast Read Access Time

- 5 V: 80/90 ns MAX - 2.7 V, 3.3 V: 90/100 ns MAX

- Low Power Consumption (V<sub>CC</sub> = 5.5V)
  - Active Write 220 mW (Byte Mode)<sup>†</sup>
     Active Read 248 mW (Byte Mode)<sup>†</sup>
     Active Write 220 mW (Word Mode)<sup>†</sup>
     Active Read 248 mW (Word Mode)<sup>†</sup>
  - Block-Erase 220 mW<sup>†</sup>
     Standby 0.55 mW
  - Deep Power-Down Mode 0.044 mW
- Automatic Power-Saving Mode
- Sector Architecture
  - One 16K-Byte Protected Boot Block
  - Two 8K-Byte Parameter Blocks
  - One 96K-Byte Main Block
  - Fifteen 128K-Byte Main Blocks
  - Top or Bottom Boot Locations
- User-Selectable x8 or x16 Operation
- Fully Automated On-Chip Erase and Byte/Word Program Operations
- All Inputs/Outputs TTL-Compatible
- Supports Concurrent Operations
  - Read During Program
  - Read During Erase
  - Program During Erase
  - Two-Byte/-Word Programming
  - Two Sector Combinations Erasure

- Enhanced Suspend Options
  - Sector-Erase-Suspend to Read
  - Sector-Erase-Suspend to Program
  - Program-Suspend to Read
- Command Set Compatible With Previous Generation of Flash
- Transition Between Single-Operation and Concurrent-Operations Mode by way of Software Command
- 100000 Program/Erase Cycles Per Sector
- Hardware Write-Protection for Boot Block
- Two Temperature Ranges

Commercial
 Extended
 O°C to 70° C
 -40°C to 85° C

Industry Standard Packaging (JEDEC)

- 48-Pin TSOP (DCD Suffix)

	PIN NOMENCLATURE
A0-A19	Address Inputs
BYTE	Byte Enable
DQ0-DQ14	Data In/Data out
DQ15/A-1	Data In/Out (word-wide mode)
	Low Order Address (byte-wide mode)
CE	Chip Enable
ŌĒ	Output Enable
NC	No Internal Connection
RP	Reset/Deep Power Down
Vcc	Power Supply
VPP	Power Supply for Program/Erase
V <sub>SS</sub>	Ground
WE	Write Enable
WP	Write Protect

#### description

The TMS28F1600T/B is a 16777216-bit, boot-block flash memory that can be electrically block-erased and reprogrammed. The TMS28F1600T/B is organized in a sectored architecture consisting of one 16K-byte protected boot sector, two 8K-byte parameter sectors, one 96K-byte main sector, and fifteen 128K-byte main sectors. Operation as a 2M-byte (8-bit) or a 1M-word (16-bit) organization is user-selectable.

Embedded program and block-erase functions are fully automated by two on-chip write state machines (WSMs), simplifying these operations and relieving the system microcontroller of these secondary tasks. WSM statuses can be monitored by two on-chip status registers, one for each WSM, to determine progress of program/erase tasks.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† In single-operation mode



# TMS28F1600T, TMS28F1600B 16M-BIT (1M BY 16, 2M BY 8) CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY

TMS28F1600T/B 48-PIN TSOP (DCD) (TOP VIEW)

		$\neg$	
A15	1 0	48	A16
A14	2	47	BYTE
A13	3	46	$\Box$ $V_{SS}$
A12	4	45	DQ15/A_1
A11	5	44	DQ7
A10	6	43	DQ14
A9	7	42	DQ6
A8	8	41	DQ13
A19	9	40	DQ5
NC	10	39	DQ12
WE	11	38	DQ4
RP	12	37	$\Box$ $\lor$ CC
$V_{PP}$	13	36	_ DQ11
WP	14	35	DQ3
NC	15	34	DQ10
A18	16	33	DQ2
A17	17	32	DQ9
A7	18	31	DQ1
A6	19	30	DQ8
A5	20	29	DQ0
A4	21	28	OE
A3	22	27	$\Box$ $V_{SS}$
A2	23	26	CE
A1	24	25	A0

#### description (continued)

The '28F1600 has the auto-select feature that allows the user alternative read and program/erase voltages for maximum flexibility. Memory reads can be performed using  $V_{CC} = 2.7$  or 3.3 V for optimum power consumption or at  $V_{CC} = 5$  V for device performance. Erasing or programming the device can be accomplished with  $V_{PP} = 2.7$  V, 3.3 V, or 5 V which eliminates having to use a 12-V source and/or in-system voltage converters. Alternatively, 12-V  $V_{PP}$  operation exists for systems that already have a 12-V power supply.

#### device symbol nomenclature




Table 1. V<sub>CC</sub>/V<sub>PP</sub> Voltage Configurations†

DEVICE CONFIGURATION	READ VOLTAGE (V <sub>CC</sub> )	PROGRAM/ERASE VOLTAGE (VPP)
TMS28F1600T	2.7 V to 3.6 V, 5 V $\pm$ 10 %	3 V/5 V $\pm$ 10% or 12 V $\pm$ 5%
TMS28F1600B	2.7 V to 3.6 V, 5 V $\pm$ 10 %	3 V/5 V $\pm$ 10% or 12 V $\pm$ 5%

<sup>†3-</sup>V range indicates 2.7 V to 3.6 V maximum.

#### architecture

The TMS28F1600T/B uses a sectored architecture to allow independent erasure of selected memory blocks. The sector to be erased is selected by using any valid address within that sector.

The TMS28F1600T/B has two (2) memory banks. Bank A consists of:

- One 16K-byte protected boot sector
- Two 8K-byte parameter sectors
- One 96K-byte main sector and
- Seven 128K-byte main sectors

and bank B consists of:

Eight 128K-byte main sectors



#### TMS28F1600T, TMS28F1600B 16M-BIT (1M BY 16, 2M BY 8) CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY

SMJS836 - JANUARY 1997

#### architecture (continued)

Embedded program and block-erase functions for each memory bank are fully automated by a separate and independent WSM. With two WSMs, each controlling one memory bank (8M bits of memory space), the overall system performance is greatly improved by allowing the device to be programmed/erased in one bank while simultaneously reading data from another sector of the other memory bank. The device also can be erased/programmed in one sector of one memory bank while simultaneously erased/programmed in another sector of the other memory bank.

Within each bank, the suspend command can be used to suspend the erase operation to read from or program data to another sector not being erased. The suspend command can be used also to suspend the program operation so that data from any address location other than the one being programmed can be read.

The TMS28F1600 is available with the sector architecture mapped with the boot block located at the top (TMS28F1600T) or at the bottom (TMS28F1600B) of the memory array, as required by different microprocessors. The bottom boot block is mapped with the 16K-byte boot block located at the low-order address range (00000h to 01FFFh, word mode). The top boot block is mapped with the 16K-byte boot block located at the high-order address range (FFFFFh to FE000h, word mode). Figure 1 and Figure 2 show the memory maps for the top and bottom boot block configuration, respectively.


#### boot-sector data protection

The 16K-byte boot block can be used to store key system data that is seldom changed in normal operation. Data in this block can be protected by using different combinations of the reset/power-down pin ( $\overline{RP}$ ), the write protect pin (WP) and VPP supply levels. See Table 2 for a listing of these combinations.

**Table 2. Data Protection Combinations** 

DATA PROTECTION PROVIDED	V <sub>PP</sub>	RP	WP
All sectors locked	$\leq$ VPPLK	Х	Х
All sectors locked (reset)	X	V <sub>IL</sub>	Х
All sectors unlocked	≥Vpplk	Vнн	Х
All Sectors unlocked	≥Vpplk	VIH	VIH
Only boot block locked	≥Vpplk	VIH	V <sub>IL</sub>







#### TMS28F1600T, TMS28F1600B 16M-BIT (1M BY 16, 2M BY 8) CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY SMJS836 – JANUARY 1997

#### parameter sector

Two parameter sectors of 8K bytes each can be used like a scratch pad to store frequently updated data. Alternatively, the parameter sectors can be used for additional boot or main-sector data. If a parameter sector is used to store additional boot-block data, caution should be exercised because the parameter sector does not have the boot-block data protection safety feature.

#### main sector

Primary memory on the TMS28F1600T/B is located in sixteen main sectors. Fifteen of the sectors have storage capacity for 128K-bytes and the remaining sector has storage capacity of 96K bytes.



#### main sector (continued) **Address Address** x16 Configuration Range x8 Configuration Range **FFFFFh** 1FFFFFh **Boot Sector Boot Sector** 16K Address **8K Address** 1FC000h FE000h 1FBFFFh **FDFFFh Parameter Sector Parameter Sector 8K Address** 4K Address 1FA000h FD000h 1F9FFFh **FCFFFh Parameter Sector Parameter Sector 8K Address 4K Address** 1F8000h FC000h 1F7FFFh **Main Sector Main Sector FBFFFh** 96K Address 48K Address F0000h 1E0000h Bank A (Write State Machine A) Bank A (Write State Machine A) 1DFFFFh **Main Sector Main Sector EFFFFh** 128K Address 64K Address 1C0000h E0000h **DFFFFh** 1BFFFFh **Main Sector Main Sector** 128K Address 64K Address 1A0000h D0000h 19FFFFh **CFFFFh Main Sector Main Sector** 128K Address 64K Address 180000h C0000h 17FFFFh **Main Sector Main Sector BFFFFh** 128K Address 64K Address 160000h B0000h 15FFFFh **AFFFFh Main Sector Main Sector** 64K Address 128K Address 140000h A0000h 13FFFFh 9FFFFh Main Sector **Main Sector** 64K Address 128K Address 120000h 90000h 11FFFFh **Main Sector** 8FFFFh Main Sector 128K Address 64K Address 100000h 80000h 7FFFFh **FFFFFh Main Sector Main Sector** 128K Address 64K Address E0000h 70000h **DFFFFh** 6FFFFh Main Sector **Main Sector** 128K Address 64K Address C0000h 60000h **BFFFFh** 5FFFFh Main Sector **Main Sector** Bank B (Write State Machine B) a 128K Address 64K Address Bank B State Machine A0000h 50000h 9FFFFh 4FFFFh Main Sector Main Sector 128K Address 64K Address 80000h 40000h 7FFFFh 3FFFFh **Main Sector Main Sector** 128K Address 64K Address 60000h 30000h (Write 5FFFFh 2FFFFh **Main Sector Main Sector** 128K Address 64K Address 40000h 20000h 3FFFFh 1FFFFh **Main Sector Main Sector** 128K Address 64K Address 20000h 10000h 1FFFFh **Main Sector Main Sector FFFFh** 128K Address 64K Address

Figure 1. TMS28F1600T (Top Boot Sector) Memory Map

00000h

0000h

Figure 2. TMS28F1600B (Bottom Boot Sector) Memory Map



# CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY SMJS836 – JANUARY 1997

#### data protection

Data is secured or unsecured by using different combinations of the reset/power-down pin  $(\overline{RP})$ , the write protect pin  $(\overline{WP})$  and  $V_{PP}$  supply levels. Table 2 lists these combinations.

There are two ways to secure the entire memory against inadvertent alteration of data. The  $V_{PP}$  supply pin can be held below the  $V_{PP}$  lock-out voltage level ( $V_{PPLK}$ ) or the reset/deep power-down pin ( $\overline{RP}$ ) can be pulled to a logic-low level. Note that if  $\overline{RP}$  is held low, the device resets, which means it powers down and, therefore, cannot be read. Typically, this pin is tied to the system reset for additional protection during system power up.

The boot sector has an additional security feature through the  $\overline{\text{WP}}$  pin. When the  $\overline{\text{RP}}$  pin is at logic-high level, the  $\overline{\text{WP}}$  pin controls whether the boot sector is protected. When  $\overline{\text{WP}}$  is held at logic-low level, the boot sector is protected. When  $\overline{\text{WP}}$  is held at logic-high level, the boot sector is unprotected along with the rest of the other sectors. Alternatively, the entire memory can be unprotected by pulling the  $\overline{\text{RP}}$  pin to  $V_{HH}$  (12 V).

#### command state machine (CSM)

There are two CSMs and each is corresponded to one WSM. The CSMs act as an interface between the external microprocessor and the two internal WSMs. Commands are issued to the CSMs using standard microprocessor write timings. Since both CSMs share the same data path, commands issued to the device are processed by both CSMs simultaneously. If CSM A determines that the command is not applicable to the memory bank/WSM that it is interfacing with (memory bank A), then that command is ignored and CSM B sends the command to bank B/WSM B for execution. The CSM main task is to determine if the inputted command is valid and to send the valid command to the corresponding WSM. In single-operation mode, the contents of both status registers and the state of both CSMs are synchronized. Therefore, from the user's point of view, the device behaves as if there is only one CSM, one status register and one WSM that control both memory banks. In concurrent-operations mode, the contents of both status registers and the state of both CSMs are independent.

When a program or erase command is issued to the CSM for one memory bank, the WSM for that memory bank controls the internal program/erase sequences and the CSM responds to status-read and suspend/resume only. After the WSM completes its task, the WSM status bit (SB7) is set to a logic-high level (1), allowing the CSM to respond to the full command set again (see Table 5 for the status register bit definition). The complete command sets are listed in Table 3 and the description of these commands are shown in Table 4.

Table 3. Command State Machine Codes for Device-Mode Selection

COMMAND CODE ON DQ0-DQ7†	DEVICE MODE						
	Standard Command Set						
00h	Invalid / Reserved						
10h	Alternate Program Setup						
20h	Block-Erase Setup						
40h	Program Setup						
50h	Clear Status Register						
70h	Read Status Register						
90h	Algorithm Selection						
B0h	Erase-Program Suspend						
D0h	Erase-Program Resume / Block-Erase Confirm						
FFh	Read Array						
	Extended Command Set						
CBh	Enable Concurrent Mode						
CEh	Disable Concurrent Mode						

<sup>&</sup>lt;sup>†</sup> DQ0 is the least significant bit. DQ8-DQ15 can be any valid 2-state level.



#### command state machine (CSM) (continued)

**Table 4. Command Definitions for Single and Concurrent Operations** 

	BUS CYCLE	FIRS	T BUS CYCL	.E	SECOND BUS CYCLE			
COMMAND	REQUIRED	OPERATION	ADDRESS	DATA INPUT	OPERATION	ADDRESS	DATA IN/OUT	
		Read O	perations					
Read Array	1	Write	See Notes 1 and 2	FFh	Read	RA	Data Out	
Read Algorithm-Selection Code	3	Write	Х	90h	Read	A0	M/D	
Read Status Register	2	Write	Х	70h	Read	See Note 1	SRB	
Clear Status Register	1	Write	See Notes 1 and 2	50h				
		Program	Operations					
Program-Setup / Program (byte/word)	2	Write	PA	40h or 10h	Write	PA	PD	
Program-Suspend/ Program-Resume	2	Write	See Notes 1 and 2	B0h	Write	See Note 1	D0h	
		Erase O	perations					
Block-Erase Setup/ Block-Erase Confirm	2	Write	BEA	20h	Write	BEA	D0h	
Erase-Suspend/ Erase-Resume	2	Write	See Notes 1 and 2	B0h	Write	See Notes 1 and 2	D0h	
		Concurren	t Operations					
Enable Concurrent Mode (see Note 2)	1	Write	Х	CBh				
Disable Concurrent Mode (see Note 2)	1	Write	Х	CEh				

Legend:

BEA Block-erase address. Any address selected within a block selects that block for erase.

M/D Manufacturer-equivalent / device-equivalent code

PA Address to be programmed PD Data to be programmed at PA Address to be read from

SRB Status-register data byte that can be found on DQ0–DQ7

X Don't care

NOTES: 1. For single operation: address = don't care

For concurrent operation:

address = 0xxxxxh for low-order address memory bank/WSM address = 1xxxxxh for high-order address memory bank/WSM

2. To operate the device concurrently, the user must first issue the enable concurrent mode command. This command is valid only when the device is not busy performing any operation (that is, WSM is not active). To exit the concurrent-operation mode, the user must issue the disable concurrent mode command. This command is valid only when the device is in concurrent-operations mode and none of the memory banks/WSMs are active.



SMJS836 - JANUARY 1997

#### CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY

#### operation

The TMS28F1600T/B is capable of performing either single or concurrent operations. Single operation means that the device is performing one operation on one memory bank at a time, or in other words, only one WSM is active. A WSM is considered active even when it is in a suspended state. Therefore, from the user's point of view, the device behaves as if there is only one WSM that controls both memory banks. Concurrent operations mean that the device is performing two operations on two memory banks simultaneously, or in other words, both WSMs are active.

Device operations are selected by entering 8-bit command codes with conventional microprocessor timing into two on-chip CSMs through I/O pins DQ0-DQ7. When the device is powered up, internal reset circuitry initializes the CSMs to single-operation, read-array mode. In single-operation mode, the device is functionally compatible with the existing 8-Mbit boot-block devices (TMS28F800T/B). Changing the mode of operation requires a command code to be entered into the CSM. Table 3 lists the CSM codes for all modes of operation.

To enable the concurrent-operations mode, the user must issue the enable concurrent mode command to the CSM. This command is valid only when the device is not busy performing any operation (that is, WSM is not active). Once the concurrent-operations mode is enabled, both status registers are cleared, both CSMs are reset to the read-array mode, and any commands issued to the CSMs from that point forward must be in accordance with the concurrent-operations command definitions. Command definitions for both single and concurrent-operations modes are listed in Table 4. Note that both command definitions are the same except for four commands: read array, read status register, clear status register, and suspend/resume. In single-operation mode, the addresses are don't care for those commands. However, in concurrent-operations mode, the user must indicate to the CSMs to which write-state machine/memory bank the command is applicable by supplying the memory bank address. This is the only difference between single and concurrent operations as far as command definitions are concerned.

To initiate concurrent operations once the concurrent mode is enabled, the user sequentially issues two commands to the CSMs, one for each memory bank; the issued commands must be in accordance with the concurrent-operations command definitions. Note that while the concurrent mode is enabled, the user does not have to operate the device concurrently; the user can operate the device as in single-operation mode but with the command definitions slightly modified. In addition, the user can access and clear each status register individually in concurrent mode.

To exit the concurrent-operations mode and return to the standard flash single-operation mode, the user must issue a disable concurrent mode command to the CSMs. This command is valid only when the device is in concurrent-operations mode and none of the memory banks/WSMs are active. Once concurrent-operations mode is disabled, both status registers are cleared and both CSMs reset to the read-array mode. Alternatively, the user can use the reset/power-down mode to reset the device to single-operation, read-array mode.

Since both registers are cleared when concurrent-operations mode is enabled/disabled, it is recommended that the status register be read, if required, before the concurrent mode is enabled/disabled.

#### concurrent operations

Since the TMS28F1600T/B has two independent WSMs, two operations can be performed on two memory banks concurrently. However, there are some rules and restrictions that must be adhered to when operating the device concurrently.

First, read is an operation that cannot be performed concurrently with another read. Second, if read is to be a part of a concurrent operation, then read must be the last command issued to the CSM. Third, once a read command is issued, the CSM does not accept *any other command* until the read operation is complete. Read array, read algorithm-selection, read status register and clear status register commands are considered to be the same (that is, a read operation) as far as concurrent operations are concerned.



#### TMS28F1600T, TMS28F1600B 16M-BIT (1M BY 16, 2M BY 8) CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY

#### concurrent operations (continued)

SMJS836 - JANUARY 1997

For example, a concurrent read-erase operation is *not* possible because as soon as the CSM receives the read command, no other command is processed until the read operation is complete. Whereas, a concurrent erase-read operation is possible because the erase command is given first (for example, to erase a sector in memory bank A) and the read command is given last (for example, to access bank B). Only when the read operation is complete, is the CSM ready to accept any other valid command. At this point, the user has two options from which to choose. If operation on memory bank B is desired, then the user can send a read, program, or erase command. If operation on memory bank A is desired, then the user can either do an erase-suspend to read or an erase-suspend to program; both of which must be done in a sector that is not being erased.

Two rules/restrictions govern the suspend operation:

- Read array, read status register, and program-resume are the only valid commands for the applicable WSM/memory bank after a program operation is suspended; all other commands are invalid and are ignored by the CSM. If concurrent-operations mode is enabled, then the other CSM will accept any other valid command for the other WSM/memory bank.
- Read array, read status register, program, and erase-resume are the only valid commands for the applicable WSM/memory bank after a sector-erase operation is suspended; all other commands are invalid and are ignored by the CSM. If concurrent-operations mode is enabled, then the other CSM will accept any other valid command for the other WSM/memory bank.

In general, any operation or combination of operations is possible as long as it does not violate the rules/restrictions mentioned above. Note that multiple suspension within the same memory bank is allowed. For example, if an erase operation is suspended for a program operation, then that program operation can also be suspended to read data. Table 5 shows all the legal operations that can be performed concurrently.



#### concurrent operations (continued)

#### Table 5. Concurrent Operations State Matrix<sup>†</sup>

			MEMORY BANK A											
		Read Array‡	Algorithm Selection‡§	Read Status Register <sup>‡</sup>	Clear Status Register <sup>‡</sup>	Program	Program- Suspend	Program- Suspend- Read <sup>‡¶</sup>	Sector- Erase	Erase- Suspend	Erase- Suspend- Read <sup>‡¶</sup>	Erase- Suspend- Program	Erase- Suspend Program- Suspend	Erase- Suspend Program- Suspend- Read‡¶
	Read Array <sup>‡</sup>	Not Allowed	Not Allowed	Not Allowed	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed
	Algorithm Selection‡§	Not Allowed	Not Allowed	Not Allowed	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed
<sub>M</sub>	Read Status Register <sup>‡</sup>	Not Allowed	Not Allowed	Not Allowed	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed
E	Clear Status Register‡	Not Allowed	Not Allowed	Not Allowed	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed
0	Program	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
R	Program-Suspend	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
В	Program-Suspend- Read <sup>‡</sup> ¶	Not Allowed	Not Allowed	Not Allowed	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed
A	Sector-Erase	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
ĸ	Erase-Suspend	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
В	Erase-Suspend- Read <sup>‡¶</sup>	Not Allowed	Not Allowed	Not Allowed	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed
	Erase-Suspend- Program	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	Erase-Suspend Program-Suspend	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	Erase-Suspend Program-Suspend- Read <sup>‡¶</sup>	Not Allowed	Not Allowed	Not Allowed	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed	Yes	Yes	Not Allowed

<sup>†</sup>Reset/deep power-down places both write-state machines/memory banks in the reset/deep power-down mode.

<sup>‡</sup> Read array, algorithm-selection, read status register, and clear status register are considered "read" operations. Therefore, if a read operation is to be a part of concurrent operations, it must be the last command issued. If the read operation is issued first, then the CSM will not process any other command until the read operation is complete.

<sup>§</sup> Either WSM can access the manufacturer and device ID information

<sup>¶</sup>The clear-status-register and read-algorithm-selection commands are not functional during erase-suspend and program-suspend modes.

#### TMS28F1600T, TMS28F1600B 16M-BIT (1M BY 16, 2M BY 8) CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY

SMJS836 - JANUARY 1997

#### command definition

Command definitions for both single and concurrent operations are listed in Table 4. Note that both command definitions are the same except for four commands: read array, read status register, clear status register, and suspend/resume. In single-operation mode, the address is a don't care for these commands. However, in concurrent-operations mode, the user must indicate to the CSM which write-state machine/memory bank the command is applicable to by supplying the memory bank address.

In single-operation mode, the user can use either single or concurrent operations command definitions to send the desired command to the CSM. However, once the concurrent-operations mode is enabled, all subsequent commands issued must be in accordance with the concurrent-operations mode command definitions.

Once a specific command code has been entered, the WSM executes an internal algorithm generating the necessary timing signals to program, erase, and verify data. See Table 4 for the CSM command definitions and data for each of the bus cycles.

Following the read-algorithm-selection-code command, two read cycles are required to access the manufacturer-equivalent code and the device-equivalent code. Table 7 and Table 8 show the code for word-wide mode and byte-wide mode, respectively.

#### status register

There are two 8-bit on-chip status registers. Status register A corresponds to WSM A and status register B corresponds to WSM B. The status register can be monitored to see whether the state of a program/erase operation is pending or complete by writing a read-status command to the CSM and reading the resulting status code on I/O pins DQ0–DQ7. This is valid for operation in either the byte or word-wide mode. When writing to the CSM in word-wide mode, the high-order I/O pins (DQ8–DQ15) can be set to any valid 2-state level. When reading the status bit during a word-wide read operation, the high-order I/Os (DQ8–DQ15) are set to 00h internally, so the user needs to interpret only the low-order I/O pins (DQ0–DQ7).

After a read-status command has been given, the data appearing on DQ0-DQ7 remains as status register data until a new command is issued to the CSM. To return the device to other modes of operation, a new command must be issued to the CSM.

Register data is updated on the falling edge of  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ . The latest falling edge of either of these two signals updates the latches within a given read cycle. Latching the data prevents errors from occurring should the register input change during a status register read. To assure that the status register output contains updated status data,  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  must be toggled for each subsequent status read.

The status registers provide the internal state of the WSMs to the external microprocessor. During periods when the WSMs are active, the status registers can be polled to determine the status of the WSMs. Table 6 defines the status register bits and their functions.

In single-operation mode, the contents of both status registers and the state of both CSMs are synchronized. Therefore, from the user's point of view, the device behaves as if only one CSM, one status register, and one WSM are controlling both memory banks. In concurrent-operations mode, the contents of both status registers and the state of both CSMs are independent. Therefore, in concurrent-operations mode, the user can access and clear each status register individually.



SMJS836 - JANUARY 1997

#### status register (continued)

Table 6. Status-Register Bit Definitions and Functions (see Note 3)

STATUS BIT	FUNCTION	DATA	COMMENTS
SB7	Write state machine status	1 = Ready 0 = Busy	If SB7 = 0 (busy), the WSM has not completed an erase or programming operation. If SB7 = 1 (ready), other polling operations can be performed. Until this occurs, the other status bits are not valid. If the WSM status bit shows busy (0), the user must periodically toggle $\overline{\text{CE}}$ or $\overline{\text{OE}}$ to determine when the WSM has completed an operation (SB7 = 1) since SB7 is not updated automatically at the completion of a WSM task.
SB6	Erase-suspend status (ESS)	1 = Erase suspended 0 = Erase in progress or completed	When an erase-suspend command is issued, the WSM halts execution and sets the ESS bit high (SB6 = 1), indicating that the erase operation has been suspended. The WSM status bit also is set high (SB 7 = 1) indicating that the erase-suspend operation has been completed successfully. The ESS bit remains at a logic-high level until an erase-resume command is input to the CSM (code D0h).
SB5	Erase status (ES)	1 = Sector-erase error 0 = Sector-erase good	SB5 = 0 indicates that a successful sector erasure has occurred. SB5 = 1 indicates that an erasure error has occurred. In this case, the WSM has completed the maximum allowed erase pulses determined by the internal algorithm, but this was insufficient to erase the device completely.
SB4	Program status (PS)	1 = Byte/word program error 0 = Byte/word program good	SB4 = 0 indicates successful programming has occurred at the addressed sector location. SB4 = 1 indicates that the WSM was unable to program the addressed sector location correctly.
SB3	Vpp status (Vpps)	1 = Program abort : Vpp range error 0 = Vpp good	SB3 provides information on the status of Vpp during programming. If Vpp is lower than VppL after a program or erase command has been issued, SB3 is set to a 1, indicating that the programming operation is aborted. If Vpp is between VppH and VppL, SB3 is not set.
SB2	Program-suspend status (PSS)	1 = Program suspended 0 = Program in progress or completed	When a program-suspend command is issued, the WSM halts execution and sets the PSS bit high (SB2 = 1), indicating that the program operation has been suspended. The WSM status bit also is set high (SB7=1) indicating that the program-suspend operation has been completed successfully. The PSS bit remains at a logic-high level until a program-resume command is input to the CSM (code D0h).
SB0-SB1	Reserved		These bits must be masked out when reading the status register.

NOTE 3: VPPL and VPPH correspond to the minimum and maximum operating voltage range of VPP, respectively.

#### byte- or word-wide mode selection

Device operation is either byte-wide or word-wide mode user-selectable and is determined by the logic state of BYTE. When BYTE is at logic-high level, the device is in the word-wide mode and data is written to, or read from, I/O pins DQ0–DQ15. When BYTE is at logic-low level, the device is in the byte-wide mode and data is written to, or read from, I/O pins DQ0–DQ7. In the byte-wide mode, I/O pins DQ8–DQ14 are placed in the high-impedance state and DQ15/A-1 becomes the low-order address pin. Table 7 and Table 8 summarize operations for word-wide mode and byte-wide mode, respectively.

#### byte- or word-wide mode selection (continued)

Table 7. Operation Modes for Word-Wide Mode (BYTE = VIH) (see Note 4)

MODE	WP	CE	OE	RP	WE	A9	A0	V <sub>PP</sub>	DQ15-DQ0
Read	Х	VIL	V <sub>IL</sub>	VIH	VIH	A9	A0	Х	Data out
	Х	V <sub>IL</sub>	V <sub>IL</sub>	VIH	VIH	$V_{ID}$	٧ <sub>IL</sub>	Х	Manufacturer-equivalent code 0089h
Algorithm-selection mode	Х	\/	VIL	V	V	VID	\/	Х	Device-equivalent code 00xxh (top boot block)
	^	VIL		VIH	VIH		VIH	^	Device-equivalent code 00xxh (bottom boot block)
Output disable	Х	V <sub>IL</sub>	VIH	V <sub>IH</sub>	VIH	Х	Х	Х	Hi-Z
Standby	Х	V <sub>IH</sub>	Х	V <sub>IH</sub>	Х	Х	Х	Х	Hi-Z
Reset/deep power down	Х	Х	Х	V <sub>IL</sub>	Χ	Х	Х	Х	Hi-Z
Write (see Notes 3 and 5)	V <sub>IL</sub> or VIH	V <sub>IL</sub>	VIH	VIH or VHH	V <sub>IL</sub>	A9	A0	VPPL or VPPH	Data in

Table 8. Operation Modes for Byte-Wide Mode (BYTE = V<sub>IL</sub>) (see Note 4)

MODE	WP	CE	ŌĒ	RP	WE	A9	Α0	VPP	DQ15/ A-1	DQ14-DQ8	DQ7-DQ0
Read lower byte	Х	$V_{IL}$	$V_{IL}$	$V_{IH}$	$V_{IH}$	A9	A0	Х	V <sub>IL</sub>	Hi-Z	Data out
Read upper byte	Х	VIL	VIL	VIH	٧ <sub>IH</sub>	A9	A0	Х	VIH	Hi-Z	Data out
	Х	VIL	VIL	VIH	VIH	VID	VIL	Х	Х	Hi-Z	Manufacturer-equivalent code 89h
Algorithm-selection mode	Х	VIL	VIL	ViH	VIH	VID	VIH	Х	х	Hi-Z	Device-equivalent code ??h (top boot block)
	^										Device-equivalent code ??h (bottom boot block)
Output disable	Х	VIL	٧ <sub>IH</sub>	VIH	VIH	Х	Х	Х	Х	Hi-Z	Hi-Z
Standby	Х	٧ <sub>IH</sub>	Х	VIH	Х	Х	Х	Х	Х	Hi-Z	Hi-Z
Reset/deep power down	Х	Х	Х	V <sub>IL</sub>	Х	Х	Х	Х	Х	Hi-Z	Hi-Z
Write (see Notes 3 and 5)	V <sub>IL</sub> or VIH	V <sub>IL</sub>	VIH	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	A9	A0	V <sub>PPL</sub> or V <sub>PPH</sub>	Х	Hi-Z	Data in

NOTES: 3. Vppj and VppH correspond to the minimum and maximum operating voltage range of Vpp, respectively.

#### command state machine (CSM) operations

The CSM decodes instructions for read, read algorithm-selection code, read status register, clear status register, program, erase, erase/program suspend, and erase/program resume. The 8-bit command code is input to the device on DQ0-DQ7 (see Table 3 for CSM codes). The CSMs act as an interface between the external microprocessor and the two internal WSMs. During a program/erase cycle, the CSM informs the applicable WSM (based on the input address) that a program or erase has been requested. The selected WSM controls the program/erase sequences during a program/erase cycle and the CSM responds only to status read and program/erase suspend commands. If concurrent-operations mode is enabled, then the other CSM will respond to the full command set (if idle) or any valid command (if busy) for the other bank.



PRODUCT PREVIEW

<sup>4.</sup> X = don't care

<sup>5.</sup> When writing commands to the '28F1600T/B, VPP must be in the appropriate VPP voltage range for sector-erase or program commands to be executed. Also, depending on the combination of RP and WP, the boot block can be secured and, therefore, is not programmable (see Table 2 for the combinations).

### CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY

SMJS836 - JANUARY 1997

#### command state machine (CSM) operations (continued)

When the WSM has completed its task, the WSM status bit (SB7) of the status register is set to a logic-high level and the CSM responds to the full command set again. In single-operation mode, the states of both CSMs are synchronized and remain in the last issued command state until the microprocessor issues another command. In concurrent-operations mode, the state of each CSM is independent and they also remain in the last issued command state until the microprocessor issues another command.

The WSM successfully initiates an erase or program operation only when  $V_{PP}$  is within its correct voltage range. To prevent inadvertent program/erase to the device, it is recommended that  $\overline{RP}$  be tied to the system reset signal.

#### clear status register

The internal circuitry can set only the V<sub>PP</sub> status (SB3), the program status (SB4), and the erase-status bit (SB5) of the status register. The clear-status register command (50h) allows the external microprocessor to clear these status bits and synchronize to internal operations. When the status bits are cleared, the CSM returns to the read-array mode. This is true for both single and concurrent operations mode. In single-operation mode, the clear-status-register command clears both status registers. In concurrent operations mode, the memory bank address determines which register to clear (see Table 4 for concurrent operations command definitions). Note that clear status register command is not functional during program-suspend and erase-suspend modes.

#### read operations

There are three read operations available: read array, read algorithm-selection code, and read status register.

- Read array. The array is read by entering the command code FFh on DQ0-DQ7. Control pins \(\overline{CE}\) and \(\overline{OE}\) must be at a logic-low level (V<sub>IL</sub>) and \(\overline{WE}\) and \(\overline{RP}\) must be at a logic-high level (V<sub>IH</sub>) to read data from the memory bank. Data is available on DQ0-DQ15 (word-wide mode) or DQ0-DQ7 (byte-wide mode). Any valid address within any of the sectors selects that sector and allows data to be read from the sector.
- Read algorithm-selection code. Algorithm-selection codes are read by entering command code 90h on DQ0−DQ7. Two bus cycles are required for this operation: the first to enter the command code and the next two to read the manufacturer equivalent and the device-equivalent codes. Control pins CE and OE must be at the logic-low level (V<sub>IL</sub>) and WE and RP must be at the logic-high level (V<sub>IH</sub>). Two identifier bytes are accessed by toggling A0. The manufacturer-equivalent code is obtained on DQ0−DQ7 with A0 at the logic-low level (V<sub>IL</sub>). The device-equivalent code is obtained when A0 is set to a logic-high level (V<sub>IH</sub>). Alternately, the manufacturer- and device-equivalent codes can be read by applying V<sub>ID</sub> (nominally 12 V) to A9 and selecting the desired code by toggling A0 high or low. All other addresses are "don't care" (see Table 4, Table 7 and Table 8). Note that algorithm-selection operation can be done concurrently with the program/erase operation since the information can be accessed by either WSM (see Table 5).
- Read status register. The status register is read by entering the command code 70h on DQ0-DQ7. Control pins \(\overline{CE}\) and \(\overline{OE}\) must be at a logic-low level (V<sub>IL</sub>) and \(\overline{WE}\) and \(\overline{RP}\) must be at a logic-high level (V<sub>IH</sub>). Two bus cycles are required for this operation: one to enter the command code and a second to read the status register. In a given read cycle, status-register contents are updated on the falling edge of \(\overline{CE}\) or \(\overline{OE}\), whichever occurs last within the cycle. For concurrent operations, the user must specify which register to read status from by supplying the memory bank address. For single operations, the address is a don't care (see Table 4).



#### TMS28F1600T, TMS28F1600B 16M-BIT (1M BY 16, 2M BY 8) CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY SMJS836 – JANUARY 1997

#### programming operations

There are three CSM commands for programming: program setup, alternate program setup, and program suspend/resume (see Table 4).

Program setup and alternate program setup are the same as far as the programming operation is concerned except that they have different command codes.

Program setup. After the program setup command code is entered, the selected WSM takes over and
correctly sequences the device to complete the program operation. During this time, the CSM responds only
to status-read and -suspend commands (see Figure 3 and Figure 4). If the concurrent-operations mode is
enabled, then the other CSM will respond to the full command set or any valid command for the other bank.


Taking  $\overline{RP}$  to  $V_{IL}$  during programming aborts the program operation. During programming,  $V_{PP}$  must remain in the appropriate  $V_{PP}$  voltage range as shown in the recommended operating conditions table. Different combinations of  $\overline{RP}$ ,  $\overline{WP}$ , and  $V_{PP}$  pin voltage levels ensure that data in certain sectors are protected, and, therefore, cannot be programmed (see Table 2 for a list of combinations). Only 0s are written and compared during a program operation. If 1s are programmed, the memory-cell contents do not change and no error occurs.

A program-setup command can be aborted by writting FFh (in byte-wide mode) or FFFFh (in word-wide mode) during the second cycle. After writing all 1s during the second cycle, the CSM responds only to status reads. When the WSM status bit (SB7) is set to a logic-high level, signifying that the nonprogram operation is terminated, all commands for the applicable bank to the CSM become valid again.

• Program suspend/program resume. During the execution of a programming operation, the program-suspend command (B0h) can be entered to direct the WSM to suspend the programming operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the read-array, read-status register, and program-resume commands. While the selected WSM is in the program-suspend state, data from any address location except for the location that was being programmed can be read. To resume the programming operation, a program-resume command (D0h) must be issued to make the CSM clear the suspend state that was set previously.

If concurrent-operations mode is enabled, then the user must specify which memory bank/WSM to suspend/resume by supplying the memory bank address. Programming on the low-order address memory bank is suspended/resumed if the address input is within its valid address range (that is, A19 = 0). Programming on the high-order address memory bank is suspended/resumed if the address input is within its valid address range (that is, A19 = 1). While the selected memory bank/WSM is in the program-suspend state, data from any address location within the same memory bank (except for the location that was being programmed) can be read. Figure 5 shows the program suspend/resume flowchart.





BUS OPERATION	COMMAND	COMMENTS
Write	Write program setup	Data = 40h or 10h Addr = Address of byte to be programmed
Write	Write data	Data = Byte to be programmed Addr = Address of byte to be programmed
Read		Status-register data. Single-operation mode: Addr = don't care Concurrent-operations mode: Addr = 0xxxxxh for low-order address memory bank = 1xxxxxh for high-order address memory bank Toggle OE or CE to update status register
Standby		Check SB7 1 = Ready, 0 = Busy

Repeat for subsequent bytes.


Write FFh after the last byte-programming operation to reset the device to read-array mode

FULL STATUS-REGISTER-CHECK FLOW
Read Status-Register Bits
SB3 = 0 Vpp Range Error
SB4 = 0 No Byte-Program Failed
Byte-Program Passed

BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Byte-program error (see Note C)

- NOTES: A. Full status-register check can be done after each byte or after a sequence of bytes.
  - B. SB3 must be cleared before attempting additional program/erase operations.
  - C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 3. Automated Byte-Programming Flowchart



BUS OPERATION	COMMAND	COMMENTS					
Write	Write program setup	Data = 40h or 10h Addr = Address of word to be programmed					
Write	Write data	Data = Word to be programmed Addr = Address of word to be programmed					
Read		Status-register data. Single-operation mode: Addr = don't care Concurrent-operations mode: Addr = 0xxxxxh for low-order address memory bank = 1xxxxxh for high-order address memory bank Toggle OE or CE to update status register.					
Standby		Check SB7 1 = Ready, 0 = Busy					
Repeat for subsequent words.							

Write FFh after the last word-programming operation to reset the device to read-array mode.


Read Status-Register Bits	
SB3 = 0 No	Vpp Range Error
Yes SB4 = 0 No	Word-Program Failed
¥ Yes  Word-Program Passed	

BUS OPERATION	COMMAND	COMMENTS
Standby		Check SB3 1 = Detect Vpp low (see Note B)
Standby		Check SB4 1 = Word-program error (see Note C)

NOTES: A. Full status-register check can be done after each word or after a sequence of words.

- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB4 is cleared only by the clear-status-register command, but it does not prevent additional program operation attempts.

Figure 4. Automated Word-Programming Flowchart



BUS OPERATION	COMMAND	COMMENTS			
Write	Program suspend	Data = B0h Single-operation mode: Addr = don't care Concurrent-operations mode: Addr = 0xxxxxh for low-order address memory bank = 1xxxxxh for high-order address memory bank			
Read		Status-register data. Single-operation mode: Addr = don't care Concurrent-operations mode: Addr = 0xxxxxh for low-order address memory bank = 1xxxxxh for high-order address memory bank Toggle OE or CE to update status register			
Standby		Check SB7 1 = Ready			
Standby		Check SB2 1 = Program suspended			
Write	Read memory	Data = FFh Single-operation mode: Addr = don't care Concurrent-operations mode: Addr = 0xxxxxh for low-order address memory bank = 1xxxxxh for high-order address memory bank			
Read		Read data from locations other than that being programmed.			
Write	Program resume	Data = D0h Single-operation mode: Addr = don't care Concurrent-operations mode: Addr = 0xxxxxh for low-order address memory bank = 1xxxxxh for high-order address memory bank			

NOTE A: Refer to programming flowchart for complete programming procedure

Figure 5. Program-Suspend/Resume Flowchart



#### crase o

PRODUCT PREVIEW

There are two erase operations that can be performed by the TMS28F1600T/B: sector erase and erase suspend/erase-resume. An erase operation must be used to initialize all bits in a sector to 1s. After sector-erase confirm is issued, the CSM responds only status reads or erase-suspend commands for the applicable bank until the applicable WSM completes its task. If concurrent mode is enabled, then the other CSM responds to the full command set or any valid command for the other bank.

Sector erasure. Sector erasure inside the memory array sets all bits within the addressed sector to logic 1s. Erasure is accomplished only by sectors; data at single address locations within the sector cannot be individually erased. The sector to be erased is selected by using any valid address within that sector. Note that different combinations of RP, WP and VPP pin voltage levels ensure that data in certain sectors are protected and, therefore, cannot be erased (see Table 2 for a list of combinations). Sector erasure is initiated by a command sequence to the CSM: sector-erase setup (20h) followed by sector-erase confirm (D0h) (see Figure 6). A two-command erase sequence protects against accidental erasure of memory contents.

Erase setup and confirm commands are latched on the rising edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ , whichever occurs first. Sector addresses are latched during the sector-erase-confirm command on the rising edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  (See Figure 13 and Figure 14). When the sector-erase-confirm command is complete, the selected WSM automatically executes a sequence of events to complete the sector erasure (see Figure 6). During this sequence, the sector is programmed with logic 0s, data is verified, all bits in the sector are erased to logic 1s, and finally, verification is performed to assure that all bits are erased correctly. Monitoring of the erase operation is possible through the use of the status register. If the concurrent-operations mode is enabled, then status registers A and B can be used to monitor the erase operation of the corresponding memory bank.

- Erase suspend/erase resume. During the execution of an erase operation, the erase-suspend command (B0h) can be entered to direct the WSM to suspend the erase operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the read-array, read-status register, program, and erase-resume commands. While the selected WSM is in the erase-suspend state, data can be read from any sector except for the sector that is being erase-suspended. Similarly, data can be programmed to any address location except for the sector that is being erase-suspended. To resume the erase operation, an erase-resume command (D0h) must be issued to cause the CSM to clear the suspend state previously set. It is important to note that erase cannot be resumed until the program operation initiated during erase-suspend has been completed. The following steps must be completed in sequence to continue the erase operation.
  - 1. Sector-erase operation is suspended to program
  - 2. Program operation is suspended to read
  - 3. Program operation is resumed by the user
  - Program operation is completed
  - 5. Another resume command is issued

If the concurrent-operations mode is enabled, then the user must specify which memory bank/WSM to suspend/resume by supplying the memory bank address. An erase operation on a low-order address memory bank is suspended/resumed if the address input is within its valid address range (that is, A19 = 0). An erase operation on a high-order address memory bank is suspended/resumed if the address input is within its valid address range (that is, A19 = 1). While the selected memory bank/WSM is in the erase-suspend state, data from any sector *within the same memory bank* (except for the sector that was being erased) can be read. Similarly, data can be programmed to any address location of the memory bank except for the sector that is being erase-suspended. Figure 7 shows the erase-suspend/erase-resume flowchart.




SMJS836 - JANUARY 1997

#### TMS28F1600T, TMS28F1600B 16M-BIT (1M BY 16, 2M BY 8) CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY

#### automatic power-saving mode

Substantial power savings are realized during periods when the array is not being read. During this time, the device switches to the automatic power-saving (APS) mode. When the device switches to this mode,  $I_{CC}$  is typically reduced from 40 mA to 1 mA ( $I_{out}$  = 0 mA). The low level of power is maintained until another read operation is initiated. In this mode, the I/O pins retain the data from the last memory address read until a new address is read. There is no wake-up time associated with the APS mode; the device can be read with standard access time from the APS mode. This mode is entered automatically if no control pins toggle within a 200-ns time-out period. At least one transition on  $\overline{CE}$  must occur after power up to activate this mode.





BUS OPERATION	COMMAND	COMMENTS			
Write	Write erase setup	Data = 20h Sector Addr = Address within sector to be erased			
Write	Erase	Data = D0h Sector Addr = Address within sector to be erased			
Read		Status-register data. Single-operation mode: Addr = don't care Concurrent-operations mode: Addr = 0xxxxxh for low-order address memory bank = 1xxxxxh for high-order address memory bank Toggle OE or CE to update status register			
Standby		Check SB7 1 = Ready, 0 = Busy			
Repeat for subsequent blocks. Write FFh after the last block-erase operation to reset the device to read-array mode					

BUS OPERATION	COMMAND	COMMENTS	
Standby		Check SB3 1 = Detect Vpp low (see Note B)	
Standby		Check SB4 and SB5 1 = Sector-erase error	
Standby		Check SB5 1 = Sector-erase error (see Note C)	

NOTES: A. Full status-register check can be done after each block or after a sequence of blocks.

- B. SB3 must be cleared before attempting additional program/erase operations.
- C. SB5 is cleared only by the clear-status-register command in cases where multiple blocks are erased before full status is checked.

Figure 6. Automated Block-Erase Flowchart



#### Start Issue Erase-Suspend Command Read Status-Register **Bits** No SB7 = 1Yes No SB6 = 1**Erase** Yes Completed Read or **Program** Program? Read **Program Loop** Issue

Memory-Read Command

> **Finished** Read or Program

Issue Erase-Resume Command

**Erase Continued** 

Yes

BUS OPERATION	COMMAND	COMMENTS
Write	Erase suspend	Data = B0h Single-operation mode: Addr= don't care Concurrent-operations mode: Addr= 0xxxxxh for low-order address memory bank = 1xxxxxh for high-order address memory bank
Read		Status-register data. Single-operation mode: Addr = don't care Concurrent-operations mode: Addr = 0xxxxxh for low-order address memory bank = 1xxxxxh for high-order address memory bank Toggle OE or CE to update status register
Standby		Check SB7 1 = Ready
Standby		Check SB6 1 = Suspended
Write	Erase resume	Data = D0h Single-operation mode: Addr = don't care Concurrent-operations mode: Addr = 0xxxxxh for low-order address memory bank = 1xxxxxh for high-order address memory bank

NOTES: A. Refer to the programming flowchart for complete programming procedures.

See Note B

See Note A

B. Refer to block-erase flowchart for complete erasure procedure

Figure 7. Erase-Suspend/Resume Flowchart

#### TMS28F1600T, TMS28F1600B 16M-BIT (1M BY 16, 2M BY 8) CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY

#### reset/deep power-down mode

SMJS836 - JANUARY 1997

Very low levels of power consumption can be attained by using a special pin,  $\overline{RP}$ , to disable the internal device circuitry. When  $\overline{RP}$  is at a CMOS logic-low level of 0.0 V  $\pm$  0.2 V, a much lower I<sub>CC</sub> value or power is achievable. This is important in portable applications where extended battery life is of major concern.

A recovery time is required when exiting from deep power-down mode. For a read-array operation, a minimum of  $t_{d(RP)}$  is required before data is valid, and a minimum of  $t_{rec(RPHZ)}$  and  $t_{rec(RPHW)}$  in deep power-down mode is required before data input to the CSM can be recognized. With  $\overline{RP}$  at ground, both WSMs are reset and both status registers are cleared, effectively eliminating accidental programming to memory banks during system reset. After restoration of power, the device does not recognize any operation command until  $\overline{RP}$  is returned to a  $V_{IH}$  or  $V_{HH}$  level.

Should  $\overline{\mathsf{RP}}$  go low during a program or erase operation, the device powers down and, therefore, becomes nonfunctional. Data being written or erased at that time becomes invalid or indeterminate, requiring that the operation be performed again after power restoration.

#### power supply detection

 $\overline{\text{RP}}$  must be connected to the system reset/power good signal to ensure that proper synchronization is maintained between the CPU and the flash memory operating modes. The default state after power up and exit from deep power-down mode is the single-operation, read-array mode.  $\overline{\text{RP}}$  also is used to indicate that the power supply is stable so that the operating supply voltage can be established (2.7 V, 3.3 V, or 5 V). Figure 9 shows the proper power-up sequence. To reset the operating supply voltage, the device must be completely powered off ( $V_{CC} = 0$  V) before the new supply voltage is detected.



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

_	nate maximum ratings ever operating need an temperature range (amose etherwise net	.04,
	Supply voltage range, V <sub>CC</sub> (see Note 6) – 0.6 V	to 7 V
	Supply voltage range, VPP (see Note 6) – 0.6 V to	ว 14 V
	Input voltage range: All inputs except A9, RP 0.6 V to V <sub>CC</sub>	; + 1 V
	RP, A9 (see Note 7) – 0.6 V to 1	13.5 V
	Output voltage range (see Note 8) – 0.6 V to V <sub>CC</sub>	; + 1 V
	Operating free-air temperature range, TA, during read/erase/program: L suffix 0°C to	70°C
	E suffix – 40°C to	) 85°C
	Storage temperature range, T <sub>stg</sub> – 65°C to <sup>-</sup>	150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 6. All voltage values are with respect to VSS.

- 7. The voltage on any input can undershoot to -2 V for periods less than 20 ns.
- 8. The voltage on any output can overshoot to 7 V for periods less than 20 ns.

The TMS28F1600 allows memory reads to be performed using  $V_{CC} = 2.7 \text{ V}$  to 3.6 V for optimum power consumption or  $V_{CC} = 5 \pm 10\%$  for device performance. Erasing or programming the device can be accomplished with  $V_{PP} = 2.7 \text{ V} - 12 \text{ V}$  for maximum flexibility.

#### recommended operating conditions

					MIN	NOM	MAX	UNIT	
V	Cumply voltage	During program/road/areas suppond	3-V V <sub>CC</sub> rar	nge	2.7	3	3.6	V	
Vcc	Supply voltage	During program/read/erase suspend	5-V V <sub>CC</sub> rar	nge	4.5	3 3.6 5 5.5 0 6.5 7 12.6 2 V <sub>CC</sub> + 0.5 0.2 V <sub>CC</sub> + 0.2 5 0.8 0.2 V <sub>SS</sub> + 0.2 2 13 1.5 0 70	\ \ \ \ \		
		During read only (VPPL)			0		6.5		
$V_{PP}$	Supply voltage	During program/erase suspend, Vpp can or NOM	have V <sub>CC</sub> as	MIN	2.7		12.6	٧	
\/	V I Park Javan de Sanata alterna		TTL		2		V <sub>CC</sub> + 0.5	V	
VIH High-level dc input voltage		CMOS		V <sub>CC</sub> - 0.2		V <sub>CC</sub> + 0.2	V		
\/	l our lovel de ions	ut voltage	TTL		- 0.5		0.8	V	
VIL	Low-level ac inpu	During program/erase suspend, Vpp ca or NOM  h-level dc input voltage  r-level dc input voltage  c lock-out voltage from program/erase unlock voltage	CMOS		V <sub>SS</sub> - 0.2		V <sub>SS</sub> + 0.2	v	
VLKO	VCC lock-out vol	tage from program/erase			2			V	
Vнн	RP unlock voltag	е			11.4	12	13	V	
VPPLK	VPPLK VPP lock-out voltage from program/erase					1.5	V		
Τ.	T. O. 11 ( )			L Suffix	0		70	°C	
TA	Operating free-at	r temperature during read/erase/program		E Suffix	-40		85	°C	

#### word/byte typical write and sector-erase duration for TMS28F1600T/B (see Notes 9 and 10)

PARAMETER	3-V V <sub>CC</sub> RANGE	5-V V <sub>CC</sub> RANGE	UNIT
128K sector-erase time	2	1	S
16K sector-erase time	0.5	0.3	S
128K sector byte-program time	1.3	1	S
128K sector word-program time	0.8	0.6	S

NOTES: 9. Excludes system-level overhead

10. Typical values shown are at  $T_A = 25^{\circ}C$ 



# PRODUCT PREVIEW

# electrical characteristics for TMS28F1600T/B over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			TEST CONDITION	MIN	MAX	UNIT	
V	High lavel autout valtage	TTL	$V_{CC} = V_{CC}MIN$ , $I_{OH} = -2.5 \text{ m/s}$	4	2.4		V
VOH	High-level output voltage	CMOS	V <sub>CC</sub> = V <sub>CC</sub> MIN, I <sub>OH</sub> = - 100 μ		V <sub>CC</sub> - 0.4		l <sup>v</sup>
VOL	Low-level output voltage		VCC = VCCMIN, IOL = 5.8 mA			0.45	V
V <sub>ID</sub>	A9 selection code voltage		During read algorithm-selection r	mode	11.4	12.6	V
lį	Input current (leakage), except for A9 = V <sub>ID</sub> (see Note 11)	A9 when	$V_{CC} = V_{CC}MAX, V_I = 0 V \text{ to } V_{CC}$	CMAX, RP = VHH		±1	μΑ
I <sub>ID</sub>	A9 selection code current		A9 = V <sub>ID</sub>			500	μΑ
I <sub>RP</sub>	RP boot-block unlock current					500	μΑ
lo	Output current (leakage)		$V_{CC} = V_{CC}MAX, V_{O} = 0 V \text{ to } V_{C}$	CCMAX		±10	μΑ
l	V standby surrent (standby)		V < V	3-V V <sub>CC</sub> range		10	
IPPS	V <sub>PP</sub> standby current (standby)		$V_{PP} \le V_{CC} = \frac{3}{5}.$ $\overline{RP} = V_{SS} \pm 0.2 \text{ V}, V_{PP} \le V_{CC} = \frac{3}{5}.$ $V_{PP} \ge V_{CC} = \frac{3}{5}.$	5-V V <sub>CC</sub> range		10	μΑ
1	Vpp supply current (reset/deep		<del></del>	3-V V <sub>CC</sub> range		5	
IPPL	power-down mode)		$\overline{RP} = V_{SS} \pm 0.2 \text{ V}, V_{PP} \le V_{CC}$ 5-V V <sub>CC</sub> range			5	μΑ
I== .	V cumply current (active		V>V	3-V V <sub>CC</sub> range		50	
IPP1	Vpp supply current (active read)		V <sub>PP</sub> ≥ V <sub>CC</sub> structure 5-V V <sub>CC</sub> range			50	μΑ
				5-V V <sub>PP</sub> range, 3-V V <sub>CC</sub> range		17	
lane	Vpp supply current (active byte-write)	Drogramming in programs	5-V V <sub>PP</sub> range, 5-V V <sub>CC</sub> range		15		
IPP2	(see Notes 12 and 13)		Programming in progress	12-V V <sub>PP</sub> range, 3-V V <sub>CC</sub> range		12	mA
				12-V V <sub>PP</sub> range, 5-V V <sub>CC</sub> range		10	
				5-V V <sub>PP</sub> range, 3-V V <sub>CC</sub> range		17	
<b>1</b>	Vpp supply current (active word-w	vrite)	Dua manana in a nanana	5-V V <sub>PP</sub> range, 5-V V <sub>CC</sub> range		15	A
IPP3	(see Notes 12 and 13)		Programming in progress	12-V V <sub>PP</sub> range, 3-V V <sub>CC</sub> range		12	mA
				12-V Vpp range, 5-V V <sub>CC</sub> range		10	

NOTES: 11. DQ15/A\_1 is tested for output leakage only.

12. Not 100% tested; characterization data available

13. All ac current values are RMS unless otherwise noted.

# electrical characteristics for TMS28F1600T/B over recommended ranges of supply voltage and

operating free-air temperature (unless otherwise noted) (continued)

	PARAMETER		TEST CONDIT	IONS	MIN MAX	UNIT	
				5-V V <sub>PP</sub> range, 3-V V <sub>CC</sub> range	15		
loo (	Vpp supply current (secto	Vpp supply current (sector-erase)		5-V V <sub>PP</sub> range, 5-V V <sub>CC</sub> range	15	mA	
IPP4	(see Notes 12 and 13)		Sector-erase in progress	12-V Vpp range, 3-V V <sub>CC</sub> range	10	IIIA	
				12-V Vpp range, 5-V V <sub>CC</sub> range	10		
				5-V V <sub>PP</sub> range, 3-V V <sub>CC</sub> range	50		
l==-	Vpp supply current	<b>.</b>	France / program augmented	5-V V <sub>PP</sub> range, 5-V V <sub>CC</sub> range	50		
lpp5 (erase/program-suspend) (see Notes 12 and 13)	(erase/program-suspend) (see Notes 12 and 13)		Erase/program suspended	12-V Vpp range, 3-V V <sub>CC</sub> range	50	μА	
				12-V Vpp range, 5-V V <sub>CC</sub> range	50		
		TTI input lovel		3-V V <sub>CC</sub> range	1	mA	
looo	V <sub>CC</sub> supply current	upply current $\frac{V_{CC} = V_{CC}MAX}{V_{CC}}$	1				
Iccs	(standby)	CMOS-input level	CE = RP = V <sub>IH</sub>		Δ		
		CiviO3-iriput level		5-V V <sub>CC</sub> range	100	μΑ	
ICCL	VCC supply current (reset	t/deep power-down	$\overline{RP} = V_{SS} \pm 0.2 \text{ V}; V_{CC} = V_{CC}N$	MAX	8	μΑ	
		TTL-input level	CE = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA, f = 5 MHz	3-V V <sub>CC</sub> range	25	mA	
	VCC supply current	i i L-iriput ievei	CE = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA, f = 10 MHz	5-V V <sub>CC</sub> range	35	mA	
ICC1	(active read)	CMOC innut laural	CE = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA, f = 5 MHz	3-V V <sub>CC</sub> range	25	A	
		CMOS-input level	CE = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA, f = 10 MHz	5-V V <sub>CC</sub> range	35	mA	
				5-V Vpp range, 3-V V <sub>CC</sub> range	30		
ICC2	VCC supply current (activ	re byte-write)	V <sub>CC</sub> = V <sub>CC</sub> MAX,	5-V V <sub>PP</sub> range, 5-V V <sub>CC</sub> range	35	mA	
	(see Notes 12, 13, and 14		Programming in progress	12-V Vpp range, 3-V V <sub>CC</sub> range	30		
				12-V V <sub>PP</sub> range, 5-V V <sub>CC</sub> range	35		

NOTES: 12. Not 100% tested; characterization data available



<sup>13.</sup> All ac current values are RMS unless otherwise noted.

<sup>14.</sup> These values are the current for one memory bank. If both memory banks are active, then the current for each bank should be added together in order to calculate the total current for the chip. For example, if bank A is in the erase mode and bank B is in the read mode, then I<sub>CC</sub> total = I<sub>CC4</sub> + I<sub>CC1</sub>.

#### electrical characteristics for TMS28F1600T/B over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITION	ONS	MIN	MAX	UNIT
			5-V Vpp range, 3-V V <sub>CC</sub> range		30	
loos	V <sub>CC</sub> supply current (active word-write)	V <sub>CC</sub> = V <sub>CC</sub> MAX,	5-V Vpp range, 3-V V <sub>C</sub> C range  5-V Vpp range, 5-V V <sub>C</sub> C range  12-V Vpp range, 3-V V <sub>C</sub> C range  12-V Vpp range, 5-V V <sub>C</sub> C range  12-V Vpp range, 5-V V <sub>C</sub> C range  5-V Vpp range, 5-V V <sub>C</sub> C range  5-V Vpp range, 3-V V <sub>C</sub> C range  12-V Vpp range, 3-V V <sub>C</sub> C range  12-V Vpp range, 5-V V <sub>C</sub> C range  12-V Vpp range, 5-V V <sub>C</sub> C range  12-V Vpp range, 3-V V <sub>C</sub> C range  12-V Vpp range, 3-V V <sub>C</sub> C range  12-V Vpp range, 3-V V <sub>C</sub> C range	35	m 1	
ICC3	(see Notes 12, 13, and 14)	Programming in progress			30	IIIA
					30 35 mA	
					30	
1001	V <sub>CC</sub> supply current (sector-erase)	V <sub>CC</sub> = V <sub>CC</sub> MAX,			35	m A
ICC4	(see Notes 12, 13, and 14)	Sector-erase in progress			30	IIIA
			5-V Vpp range, 3-V V <sub>CC</sub> range  5-V Vpp range, 5-V Vpp range, 5-V V <sub>CC</sub> range  35  12-V Vpp range, 3-V V <sub>CC</sub> range  12-V Vpp range, 3-V V <sub>CC</sub> range  12-V Vpp range, 3-V V <sub>CC</sub> range			
1	V <sub>CC</sub> supply current (erase/program-suspend)	$V_{CC} = V_{CC}MAX, \overline{CE} = V_{IH},$	3-V V <sub>CC</sub> range		4	A
ICC5	(see Notes 12, 13, and 14)	suspended	5-V V <sub>CC</sub> range		4	IIIA

NOTES: 12. Not 100% tested; characterization data available

- 13. All ac current values are RMS unless otherwise noted.
- 14. These values are the current for one memory bank. If both memory banks are active, then the current for each bank should be added together in order to calculate the total current for the chip. For example, if bank A is in the erase mode and bank B is in the read mode, then  $I_{CC}$  total =  $I_{CC4} + I_{CC1}$ .

#### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz, $V_I = 0 V$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Ci	Input capacitance			8	pF
Co	Output capacitance	VO = 0 V		12	pF

# PRODUCT PREVIEW


# power-up and reset switching characteristics for TMS28F1600T/B over recommended ranges of supply voltage (commercial and extended temperature ranges)(see Notes 12 and 15)

			'28F1600y-80					'28F1600y-90					
	PARAMETER		PARAMETER		3-V \ RAN		5-V \ RAN		3-V V <sub>CC</sub> RANGE		5-V V <sub>CC</sub> RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t <sub>su(VCC)</sub>	Setup time, RP low to V <sub>CC</sub> at 4.5 V MIN. (to V <sub>CC</sub> at 2.7 V MIN or 3.6 V MAX) (see Note 16)	tPL5V tPL3V	0		0		0		0		ns		
t <sub>a(DV)</sub>	Access time, address valid to data valid	<sup>t</sup> AVQV		90		80		100		90	ns		
t <sub>su(DV)</sub>	Setup time, RP high to data valid	tPHQV		800		450		800		450	ns		
th(RP5)	Hold time, V <sub>CC</sub> at 4.5 V (MIN) to RP high	<sup>t</sup> 5VPH	2		2		2		2		μs		
th(RP3)	Hold time, $V_{CC}$ at 2.7 V (MIN) to $\overline{RP}$ high	t <sub>3</sub> VPH	2		2		2		2		μs		

NOTES: 12. Not 100% tested; characterization data available

- 15. CE and OE are switched low after power up.
- 16. The power supply can switch low concurrently with RP going low.

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>L</sub> includes probe and fixture capacitance.
  - B. AC test conditions are driven at V<sub>IH</sub> and V<sub>IL</sub>. Timing measurements are made at V<sub>OH</sub> and V<sub>OL</sub> levels on both inputs and outputs. Refer to Table 9 for values based on V<sub>CC</sub> operating range.
  - C. Each device should have a 0.1- $\mu$ F ceramic capacitor connected to V<sub>CC</sub> and V<sub>SS</sub> as close as possible to the device pins.

Figure 8. Load Circuit and Voltage Waveforms

**Table 9. AC Test Conditions** 

V <sub>CC</sub> RANGE	l <sub>OL</sub>	Іон	v <sub>Z</sub> †	V <sub>OL</sub>	Vон	٧ <sub>IL</sub>	VIH	CL	tf	tr
5 V ± 10%	2.1	-0.4	1.5	0.8	2.0	0.45	2.4	100	< 10	< 10
3.3 ± 0.3 V	0.5	-0.5	1.5	1.5	1.5	0.0	3.0	50	< 10	< 10
2.7 to 3.6 V	0.1	-0.1	1.35	1.35	1.35	0.0	2.7	50	< 10	< 10

 $<sup>\</sup>dagger V_7$  is the measured value used to detect high impedance.



switching characteristics for TMS28F1600T/B over recommended ranges of supply voltage (commercial and extended temperature ranges)

#### read operations

				'28F16	00y-80			'28F1600y-90			
	PARAMETER	ALT. SYMBOL	3-V V <sub>CC</sub> RANGE		5-V \	CC IGE	3-V V <sub>CC</sub> RANGE		5-V V <sub>CC</sub> RANGE		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>a(A)</sub>	Access time from A0-A19 (see Note 17)	tAVQV		90		80		100		90	ns
t <sub>a(E)</sub>	Access time from CE	t <sub>ELQV</sub>		90		80		100		90	ns
ta(G)	Access time from OE	t <sub>GLQV</sub>		60		40		65		45	ns
t <sub>c(R)</sub>	Cycle time, read	tavav	90		80		100		90		ns
<sup>t</sup> d(E)	Delay time, CE low to low-impedance output	t <sub>ELQX</sub>	0		0		0		0		ns
<sup>t</sup> d(G)	Delay time, OE low to low-impedance output	tGLQX	0		0		0		0		ns
t <sub>dis(E)</sub>	Disable time, CE to the high-impedance output	<sup>t</sup> EHQZ		55		30		55		35	ns
t <sub>dis(G)</sub>	Disable time, OE to the high-impedance output	<sup>t</sup> GHQZ		45		30		45		35	ns
<sup>t</sup> h(D)	Hold time, DQ valid from A0-A19, CE, or OE, whichever occurs first (see Note 17)	<sup>t</sup> AXQX	0		0		0		0		ns
t <sub>su(EB)</sub>	Setup time, BYTE from CE low	tELFL tELFH		7		5		7		5	ns
t <sub>d</sub> (RP)	Delay time, output time from RP high	tPHQV		800		450		800		450	ns
<sup>t</sup> dis(BL)	Disable time, BYTE low to DQ8-DQ15 in the high-impedance state	<sup>†</sup> FLQZ		90		80		100		90	ns
ta(BH)	Access time from BYTE going high	t <sub>FHQV</sub>		90		80		100		90	ns

NOTE 17: A<sub>-1</sub>-A19 for byte-wide

#### CONCURRENT OPERATIONS AUTO-SELECT BOOT-BLOCK FLASH MEMORY

#### timing requirements for TMS28F1600T/B over recommended ranges of supply voltage (commercial and extended temperature ranges)

#### write/erase operations — WE-controlled writes

	1 1									
	ALT. SYMBOL	3-V \ RAN	CC IGE	5-V \ RAN	CC IGE	3-V \ RAN		5-V \ RAN	CC GE	UNIT
	'	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Cycle time, write	t <sub>AVAV</sub>	90		80		100		90		ns
Cycle time, duration of programming operation	<sup>t</sup> WHQV1	6		6		6		6		μs
Cycle time, erase operation (boot block)	<sup>t</sup> WHQV2	0.3		0.3		0.3		0.3		s
Cycle time, erase operation (parameter block)	tWHQV3	0.3		0.3		0.3		0.3		S
Cycle time, erase operation (main block)	tWHQV4	0.6		0.6		0.6		0.6		S
Delay time, boot-block relock	<sup>t</sup> PHBR		200		100		200		100	ns
Hold time, A0-A19 (see Note 17)	tWHAX	0		0		0		10		ns
Hold time, DQ valid	tWHDX	0		0		0		0		ns
Hold time, CE	tWHEH	0		0		0		0		ns
Hold time, Vpp from valid status register bit	tQVVL	0		0		0		0		ns
Hold time, RP at V <sub>HH</sub> from valid status register bit	<sup>t</sup> QVPH	0		0		0		0		ns
Hold time, WP from valid status register bit	<sup>t</sup> WHPL	0		0		0		0		ns
Setup time, WP before write operation	<sup>t</sup> ELPH	90		50		90		50		ns
Setup time, A0-A19 (see Note 17)	<sup>t</sup> AVWH	90		50		90		50		ns
Setup time, DQ	<sup>t</sup> DVWH	90		50		90		50		ns
Setup time, CE before write operation	<sup>t</sup> ELWL	0		0		0		0		ns
Setup time, RP at V <sub>HH</sub> to WE going high	<sup>t</sup> PHHWH	200		100		200		100		ns
Setup time, V <sub>PP</sub> to WE going high	t <sub>VPWH</sub>	200		100		200		100		ns
Pulse duration, WE low	tWLWH	90		50		90		50		ns
Pulse duration, WE high	tWLWL	20		30		20		30		ns
Recovery time, RP high to WE going low	<sup>t</sup> PHWL	800		450		800		450		ns
_() F () () () () [] H H H H r H S H r S () () S () S () S () F F F F S	Cycle time, duration of programming operation Cycle time, erase operation Cycle time, erase operation (boot block) Cycle time, erase operation (parameter block) Cycle time, erase operation (parameter block) Cycle time, erase operation (main block) Cycle time, A0-A19 (see Note 17) Cycle time, WP from valid status register bit Cycle time, WP before write Cycle time, WP before write Cycle time, A0-A19 (see Note 17) Cycle time, CE before write Cycle time, WP to WE going Cycle time, WP to WE going Cycle time, WP to WE going Cycle time, WE low Cycle time, RP high to WE	Cycle time, duration of programming operation  Cycle time, erase operation (boot block)  Cycle time, erase operation (parameter block)  TWHQV3  TWHQV4  THANAX  Hold time, DQ valid (parameter block)  TWHEH  Hold time, VPP from valid status (parameter block)  Told time, VPP from valid status (parameter block)  Told time, WP from valid status (parameter block)  Told time, WP before write (parameter block)  Told time, WP befo	Cycle time, write  Cycle time, duration of brongramming operation  Cycle time, erase operation (boot block)  Cycle time, erase operation (boot block)  Cycle time, erase operation (parameter block)  Cycle time, erase operation  twHQV1  0.6  Evelly time, A0-A19 (see Note 17)  Evelly time, VPP from valid status (parameter block)  Cycle time, RP at VHH from valid (parameter block)  Cycle time, RP at VHH to WE (parameter block)  Cycle time, RP at VHH to WE (parameter block)  Cycle time, erase operation  twHQV1  0.3  Cycle time, erase operation  twHQV4  0.6  Cycle time, erase operation  twHQV4  0.4  Cycle TwHAX  0.4  Cycle TwHAX  0.4	Cycle time, write  Cycle time, duration of cycle time, duration of twHQV1  Cycle time, duration of twHQV1  Cycle time, erase operation (boot block)  Cycle time, erase operation (parameter block)  Cycle time, erase operation (parameter block)  Cycle time, erase operation (main block)  Cycle time, erase operation  (twHQV2  0.3  Cycle time, erase operation (twHQV4  0.6  Cycle time, boot-block relock  the HQV4  0  Cycle time, boot-block tephBR  200  HWHQV4  0  Cycle time, erase operation  twHQV4  0  Cyc	Cycle time, write         tAVAV         90         80           Cycle time, duration of programming operation         tWHQV1         6         6           Cycle time, erase operation (boot block)         tWHQV2         0.3         0.3           Cycle time, erase operation parameter block)         tWHQV3         0.3         0.3           Cycle time, erase operation (main block)         tWHQV4         0.6         0.6           Cycle time, erase operation (main block)         tWHQV4         0.6         0.6           Cycle time, erase operation (main block)         tWHQV4         0.6         0.6           Cycle time, erase operation (main block)         tWHQV4         0.6         0.6           Cycle time, erase operation (main block)         tWHQV4         0.6         0.6           Cycle time, erase operation (main block)         tWHQV4         0.6         0.6           Cycle time, erase operation (main block)         tWHQV4         0.6         0.6           Cycle time, erase operation (main block)         tWHQV4         0.6         0.6           Cycle time, boot-block relock (the parameter block)         tPHBR         200         0           Cycle time, parameter block (the parameter block)         tQVVL         0         0           Cycle time, parameter block (t	Cycle time, write				

NOTE 17: A<sub>-1</sub>-A19 for byte-wide



timing requirements for TMS28F1600T/B over recommended ranges of supply voltage (commercial and extended temperature ranges) (continued)

#### write/erase operations — $\overline{\text{CE}}$ -controlled writes

				'28F16	00y-80		'28F1600y-90				
		ALT. SYMBOL	3-V \		5-V \		3-V \ RAN		5-V \ RAN		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>c(E)</sub>	Cycle time, write	t <sub>AVAV</sub>	90		80		100		90		ns
t <sub>C</sub> (E)OP	Cycle time, duration of programming operation	<sup>t</sup> EHQV1	6		6		6		6		μs
t <sub>C</sub> (E)ERB	Cycle time, erase operation (boot block)	<sup>t</sup> EHQV2	0.3		0.3		0.3		0.3		S
t <sub>C</sub> (E)ERP	Cycle time, erase operation (parameter block)	tEHQV3	0.3		0.3		0.3		0.3		S
t <sub>c(E)ERM</sub>	Cycle time, erase operation (main block)	tEHQV4	0.6		0.6		0.6		0.6		s
t <sub>d</sub> (RPR)	Delay time, boot-block relock	<sup>t</sup> PHBR		200		100		200		100	ns
th(A)	Hold time, A0-A19 (see Note 17)	t <sub>EHAX</sub>	0		0		0		0		ns
t <sub>h(D)</sub>	Hold time, DQ valid	<sup>t</sup> EHDX	0		0		0		0		ns
th(W)	Hold time, WE	<sup>t</sup> EHWH	0		0		0		0		ns
<sup>t</sup> h (VPP)	Hold time, Vpp from valid status-register bit	<sup>t</sup> QVVL	0		0		0		0		ns
t <sub>h(RP)</sub>	Hold time, $\overline{RP}$ at V <sub>HH</sub> from valid status-register bit	<sup>t</sup> QVPH	0		0		0		0		ns
t <sub>h(WP)</sub>	Hold time, WP from valid status register bit	<sup>t</sup> WHPL	0		0		0		0		ns
t <sub>su(WP)</sub>	Setup time, WP before write operation	<sup>t</sup> ELPH	90		50		90		50		ns
t <sub>su(A)</sub>	Setup time, A0-A19 (see Note 17)	<sup>t</sup> AVEH	90		50		90		50		ns
t <sub>su(D)</sub>	Setup time, DQ	<sup>t</sup> DVEH	90		50		90		50		ns
t <sub>su(W)</sub>	Setup time, WE before write operation	tWLEL	0		0		0		0		ns
t <sub>su(RP)</sub>	Setup time, RP at V <sub>HH</sub> to CE going high	<sup>†</sup> PHHEH	200		100		200		100		ns
t <sub>su</sub> (VPP)2	Setup time, Vpp to CE going high	tVPEH	200		100		200		100		ns
t <sub>W</sub> (E)	Pulse duration, CE low	tELEH	90		50		90		50		ns
tw(EH)	Pulse duration, CE high	tEHEL	20		30		20		30		ns
t <sub>rec(RPHE)</sub>	Recovery time, RP high to CE going low	<sup>t</sup> PHEL	800		450		800		450		ns

NOTE 17: A<sub>-1</sub> – A19 for byte-wide






Figure 9. Power-Up Timing and Reset Switching

<sup>- t</sup>dis(E) →


tdis(G) →

ta(G)

th(D) ─

Figure 10. Read-Cycle Timing

#### PARAMETER MEASUREMENT INFORMATION



= 1xxxxxh for high-order address memory bank

Figure 11. Write-Cycle Timing (WE-Controlled Write)



#### PARAMETER MEASUREMENT INFORMATION





Figure 12. Write-Cycle Timing (CE-Controlled Write)



PRODUCT PREVIEW

#### SMJS836 – JANUARY 1997


#### PARAMETER MEASUREMENT INFORMATION



Concurrent-operations mode: Address 0xxxxxh for low-order address memory bank

1xxxxxh for high-order address memory bank

Figure 13. Erase-Cycle Timing (WE-Controlled Write)



NOTE A: Single-operation mode: Address = Don't Care

Concurrent-operations mode: Address = 0xxxxxh for low-order address memory bank = 1xxxxxh for high-order address memory bank

Figure 14. Erase-Cycle Timing (CE-Controlled Write)

#### PARAMETER MEASUREMENT INFORMATION




Figure 15. BYTE Timing, Changing From Word-Wide to Byte-Wide Mode







Figure 16. BYTE Timing, Changing From Byte-Wide to Word-Wide Mode



#### **MECHANICAL DATA**

#### DCD (R-PDSO-G48)

#### PLASTIC DUAL SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated