This data sheet is applicable to all TMS416100/Ps symbolized with Revision "B" and subsequent revisions as described on page 24.

- Organization . . . 16 777 216 × 1
- Single 5-V Power Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	t _{RAC}	tCAC	tAA	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'416100-60	60 ns	15 ns	30 ns	110 ns
'416100-70	70 ns	18 ns	35 ns	130 ns
'416100-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page Mode Operation for Faster Memory Access
- CAS-Before-RAS Refresh
- Long Refresh Period
 - 4096 Cycle Refresh in 64 ms (TMS416100)
 - 256 ms for Extended Refresh Version (TMS416100P)
- 3-State Unlatched Output
- Low Power Dissipation (TMS416100P Only)
 - 500-μA CMOS Standby Current
 - 500-μA Self-Refresh Current
 - 500-µA Extended Refresh Battery Backup Current
- All Inputs, Outputs and Clocks Are TTL Compatible
- Operating Free-Air Temperature Range: 0°C to 70°C

DJ (To			DGA PACKAGE (TOP VIEW)					
D NC RAS	1 26 2 25 3 24 4 23 5 22 6 21	V _{SS} Q NC CAS NC A9	V _{CC} D D D D D D D D D D D D D D D D D D	1 2 3 4 5 6	26 V _{SS} 25 Q 24 NC 23 CAS 22 NC 21 A9			
A0	8 19 9 18 10 17 11 16 12 15 13 14	A8 A7 A6 A5 A4 V _{SS}	A10	8 9 10 11 12 13	19 A8 18 A7 17 A6 16 A5 15 A4 14 Vss			

PIN NOMENCLATURE					
A0-A11	Address Inputs				
CAS	Column-Address Strobe				
D	Data In				
Q	Data Out				
NC	No Internal Connection				
RAS	Row-Address Strobe				
Vcc	5-V Supply				
<u>V</u> SS	Ground				
W	Write Enable				

description

The TMS416100/P series are high-speed, 16777216-bit dynamic random-access memories, organized as 16777216 words of one bit each. The TMS416100P series feature self refresh and extended refresh. They employ state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power at a low cost.


These devices feature maximum \overline{RAS} access times of 60 ns, 70 ns, and 80 ns. All inputs, outputs, and clocks are compatible with Series 74 TTL. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS416100/P are offered in 300-mil 24/26-lead plastic surface-mount SOJ packages (DJ suffix) and 24/26-lead plastic small-outline packages (DGA suffix). All packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DJ and DGA packages.



functional block diagram



operation

enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that can be accessed is determined by t_{RASP}, the maximum RAS-low time.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CAS} is high. The falling edge of \overline{CAS} latches the addresses and enables the output. This feature allows the TMS416100/P to operate at a higher data bandwidth than conventional page-mode parts because retrieval begins as soon as the column address is valid rather than when \overline{CAS} transitions low. This performance improvement is referred to as *enhanced page mode*. Valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after t_{CAC} max (access time from \overline{CAS} low), if t_{AA} max (access time from column address) and t_{RAC} have been satisfied. In the event that the column address for the next cycle is valid at the time \overline{CAS} goes high, access time for the next cycle is determined by the later occurrence of t_{CPA} or t_{CAC} .

address (A0-A11)

Twenty-four address bits are required to decode 1 of 16777216 storage cell locations. Twelve row-address bits are set up on inputs A0 through A11 and latched during a normal access and during \overline{RAS} -only refresh as the device requires 4096 refresh cycles. Twelve column-address bits are set up on inputs A0-A11 and latched onto the chip by \overline{CAS} . All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select, activating the output buffer as well as latching the address bits into the column-address buffer.



write enable (W)

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latch. In an early-write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{CAS} is already low and the data is strobed in by \overline{W} with setup and hold times referenced to this signal.

data out (Q)

The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle, the output becomes valid at the latest occurrence of t_{RAC} , t_{AA} , t_{CAC} , or t_{CPA} and remains valid while $\overline{\text{CAS}}$ is low. $\overline{\text{CAS}}$ going high returns it to the high-impedance state.

refresh

A refresh operation must be performed at least once every 64 ms to retain data. This can be achieved by strobing each of the 4096 rows (A0–A11). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding \overline{CAS} at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh. Hidden refresh can be performed by holding \overline{CAS} at V_{IL} after a read operation and cycling \overline{RAS} after a specified precharge period, similar to a \overline{RAS} -only refresh cycle except with \overline{CAS} held low. Valid data is maintained at the output throughout the hidden refresh cycle. An internal address provides the refresh address during hidden refresh.

CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (CBR) refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CSR}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{CHR}). For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ remains low while cycling $\overline{\text{RAS}}$. For this mode of refresh, the external addresses are ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 500 μ A refresh current is available on the TMS416100P. Data integrity is maintained using \overline{CAS} -before- \overline{RAS} refresh with a period of 62.5 μ s while holding \overline{RAS} low for less than 1 μ s. To minimize current consumption, all input levels need to be at CMOS levels (V_{IL} \leq 0.2 V, V_{IH} \leq V_{CC} - 0.2 V).

power up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CAS-before-RAS) cycle.




self refresh (TMS416100P)

The self-refresh mode is entered by dropping $\overline{\text{CAS}}$ low prior to $\overline{\text{RAS}}$ going low. $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ are both held low for a minimum of 100 μs . The chip is then refreshed by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are brought high to satisfy t_{CHS}. Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures the DRAM is fully refreshed.

test mode

The test mode is initiated with a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle while simultaneously holding the $\overline{\text{W}}$ input low (WCBR). The entry cycle performs an internal refresh cycle while internally setting the device to perform parallel read or write on subsequent cycles. While in the test mode, any data sequence can be performed. The device exits the test mode if a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (CBR) refresh cycle with $\overline{\text{W}}$ held high or a $\overline{\text{RAS}}$ -only refresh (ROR) cycle is performed.

The device is configured as $1024K \times 16$ bits with a 16-bit parallel read-and-write data path in the test mode. Column addresses A0, A1, A10, and A11 are not used. During a read cycle, all 16 bits of the internal data bus are compared. If all bits are in the same data state, the output pin goes high. If one or more bits disagree, the output pin goes low. Test time is reduced by a factor of 16, compared to normal memory mode.



NOTE: The states of \overline{W} , data input, and address are defined by the type of cycle used during test mode.

Figure 1. Test-Mode Cycle



TMS416100, TMS416100P 16777216-BIT DYNAMIC RANDOM-ACCESS MEMORIES

SMKS611 - FEBRUARY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V _{CC} – 1 V to 7 V
Input voltage range (see Note 1) – 1 V to 7 V
Short-circuit output current
Power dissipation
Operating free-air temperature range, T _A 0°C to 70°C
Storage temperature range – 55°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		'416100-60 '416100P-60		'416100-70 '416100P-70		'416100-80 '416100P-80		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	$I_{OH} = -5 \text{ mA}$		2.4		2.4		2.4		V
VOL	Low-level output voltage	$I_{OL} = 4.2 \text{ mA}$			0.4		0.4		0.4	V
lį	Input current (leakage)†	V _I = 0 V to 6.5 V All other pins = 0 V to V _{CC}			± 10	± 10			± 10	μΑ
IO	Output current (leakage)†	$V_O = 0 \text{ V to } V_{CC}, \overline{CAS} \text{ high}$			± 10		± 10		± 10	μΑ
I _{CC1}	Read- or write-cycle current (see Notes 3 and 5)	V _{CC} = 5.5 V, Minimum c	V _{CC} = 5.5 V, Minimum cycle		80	70			60	mA
	After 1 memory cycle RAS and CAS high, VIH = 2.4 V (TTL)				2		2		2	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)	'416100		1		1		1	mA
			'416100P		500		500		500	μΑ
ICC3	Average refresh current (RAS-only or CBR) (see Notes 3 and 5)†	RAS cycling, CAS high (RAS-only); RAS low after CAS low (CBR)			80		70		60	mA
I _{CC4}	Average page current (see Notes 4 and 5)†	RAS low, CAS cyclin	ıg		70		60		50	mA
ICC6	Self-refresh current ('416100P only)	CAS and RAS < 0.2 V, Measured after t _{RASS} min			500		500		500	μΑ
I _{CC7}	Standby current, output enable (see Note 5) [†]	RAS = V _{IH} , CAS = V _{IL} Data out = enabled	$\overline{RAS} = V_{IH}, \qquad \overline{CAS} = V_{IL},$		5		5		5	mA
I _{CC10}	Extended-refresh battery backup ('416100P only)	$t_{RC} = 62.5~\mu s, t_{RAS} \le 1~\mu$ $V_{CC} = 0.2~V \le V_{IH} \le 6.5~V_{.}$ $0~V \le V_{IL} \le 0.2~V, W and OE$ Address and data stable			500		500		500	μΑ

† Minimum cycle, V_{CC} = 5.5 V

NOTES: 3. Measured with a maximum of one address change while RAS = V_{IL}
4. Measured with a maximum of one address change while CAS = V_{IH}

5. Measured with no load connected

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		5	pF
C _{i(D)}	Input capacitance, data inputs		5	pF
C _{i(RC)}	Input capacitance, strobe inputs		7	pF
C _{i(W)}	Input capacitance, write-enable input		7	pF
Co	Output capacitance		7	pF

NOTE 6: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		'416100-60 '416100P-60		'416100-70 '416100P-70		'416100-80 '416100P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA}	Access time from column address		30		35		40	ns
^t CAC	Access time from CAS low		15		18		20	ns
^t CPA	Access time from column precharge		35		40		45	ns
^t RAC	Access time from RAS low		60		70		80	ns
^t CLZ	CAS to output in low-impedance state	0		0		0		ns
^t OH	Output disable time, start of CAS high	3		3		3		ns
tOFF	Output disable time after CAS high (see Note 7)	0	15	0	18	0	20	ns

NOTE 7: tope is specified when the output is no longer driven.



timing requirements over recommended ranges of supply voltage and operating free-air temperature

			'416100-60 '416100P-60		00-70 00P-70	'416100-80 '416100P-80				UNIT
		MIN	MAX	MIN	MAX	MIN	MAX			
tRC	Cycle time, random read or write (see Note 8)	110		130		150		ns		
tRWC	Cycle time, read-write (see Note 8)	130		153		175		ns		
tPC	Cycle time, page-mode read or write (see Notes 8 and 9)	40		45		50		ns		
tPRWC	Cycle time, page-mode read-write (see Note 8)	60		68		75		ns		
t _{RASP}	Pulse duration, page-mode, RAS low (see Note 10)	60	100 000	70	100 000	80	100 000	ns		
t _{RAS}	Pulse duration, nonpage-mode, RAS low (see Note 10)	60	10 000	70	10 000	80	10 000	ns		
tCAS	Pulse duration, CAS low (see Note 11)	15	10 000	18	10 000	20	10 000	ns		
tCP	Pulse duration, CAS high	10		10		10		ns		
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns		
twp	Pulse duration, W low	10		10		10		ns		
tASC	Setup time, column address before CAS low	0		0		0		ns		
t _{ASR}	Setup time, row address before RAS low	0		0		0		ns		
t _{DS}	Setup time, data (see Note 12)	0		0		0		ns		
tRCS	Setup time, W high before CAS low	0		0		0		ns		
tCWL	Setup time, W low before CAS high	15		18		20		ns		
tRWL	Setup time, W low before RAS high	15		18		20		ns		
twcs	Setup time, W low before CAS low (early-write operation only)	0		0		0		ns		
tWRP	Setup time, W high before RAS low (CAS-before-RAS refresh only)	10		10		10		ns		
twrs	Setup time, W low before RAS low (test mode only)	10		10		10		ns		
^t CAH	Hold time, column address after CAS low	10		15		15		ns		
^t DH	Hold time, data (see Note 12)	10		15		15		ns		
^t RAH	Hold time, row address after RAS low	10		10		10		ns		
^t RCH	Hold time, W high after CAS high (see Note 13)	0		0		0		ns		
^t RRH	Hold time, W high after RAS high (see Note 13)	0		0		0		ns		
tWCH	Hold time, W low after CAS low (early-write operation only)	10		15		15		ns		
tWRH	Hold time, W high after RAS low (CAS-before-RAS refresh only)	10		10		10		ns		
tWTH	Hold time, \overline{W} low after \overline{RAS} low (test mode only)	10		10		10		ns		
^t RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns		
^t CHS	Hold time, CAS low after RAS high (self refresh)	- 50		- 50		- 50		ns		

NOTES: 8. All cycle times assume $t_T = 5$ ns.

- 9. To assure $t_{\mbox{\footnotesize{PC}}}$ min, $t_{\mbox{\footnotesize{ASC}}}$ should be greater than or equal to $t_{\mbox{\footnotesize{CP}}}$.
- 10. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
- 11. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.
- 12. Referenced to the later of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ in write operations
- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'41610 '41610		'41610 '41610		'416100-80 '416100P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tAWD	Delay time, column address to W low (read-write operation	n only)	30		35		40		ns
tCHR	Delay time, RAS low to CAS high (CAS-before-RAS refre	sh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low		5		5		5		ns
tCSH	Delay time, RAS low to CAS high		60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CAS-before-RAS refres	h only)	5		5		5		ns
tCWD	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-write operation only)		15		18		20		ns
^t RAD	Delay time, RAS low to column address (see Note 14)		15	30	15	35	15	40	ns
^t RAL	Delay time, column address to RAS high		30		35		40		ns
tCAL	Delay time, column address to CAS high		30		35		40		ns
^t RCD	Delay time, RAS low to CAS low (see Note 14)		20	45	20	52	20	60	ns
^t RPC	Delay time, RAS high to CAS low		0		0		0		ns
^t RSH	Delay time, CAS low to RAS high		15		18		20		ns
^t RWD	Delay time, \overline{RAS} low to \overline{W} low (read-write operation only)		60		70		80		ns
tCPW	Delay time, W low after CAS precharge (read-write opera	tion only)	35		40		45		ns
tRASS	Pulse duration, self-refresh entry from RAS low		100		100		100		μs
tRPS	Pulse duration, RAS precharge after self refresh		110		130		150		ns
t _{TAA}	Access time from address (test mode)		35		40		45		ns
tTCPA	Access time from column precharge (test mode)		40		45		50		ns
tTRAC	Access time from RAS (test mode)		65		75		85		ns
toee	Refresh time interval	'416100		64		64		64	ms
^t REF	Netresti tilile litterval	'416100P		256		256		256	ms
tŢ	Transition time		3	30	3	30	3	30	ns

NOTE 14: The maximum value is specified only to assure access time.





Figure 2. Load Circuits





NOTE A: Output can go from 3-state to an invalid data state prior to the specified access time.

Figure 3. Read-Cycle Timing




Figure 4. Early-Write-Cycle Timing






Figure 5. Write-Cycle Timing



NOTE A: Output can go from 3-state to an invalid data state prior to the specified access time.

Figure 6. Read-Write-Cycle Timing






 $\ensuremath{^{\dagger}}$ Access time is $\ensuremath{t_{CPA}}, \ensuremath{t_{CAC}}, \ensuremath{\text{or}} \ensuremath{t_{AA}}$ dependent.

NOTE A: Output can go from 3-state to an invalid data state prior to the specified access time.

Figure 7. Enhanced-Page-Mode Read-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




NOTES: A. Referenced to CAS or W, whichever occurs last

B. A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Write-Cycle Timing





NOTES: A. Output can go from 3-state to an invalid data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 9. Enhanced-Page-Mode Read-Write-Cycle Timing




Figure 10. RAS-Only-Refresh-Cycle Timing




Figure 11. Automatic (CAS-Before-RAS) Refresh-Cycle Timing






Figure 12. Hidden-Refresh-Cycle (Read) Timing




Figure 13. Hidden-Refresh-Cycle (Write) Timing




Figure 14. Self-Refresh-Cycle Timing





Figure 16. Test-Mode-Exit-Cycle (CAS-Before-RAS Refresh Cycle) Timing



MECHANICAL DATA

DJ-24/26 LEAD PLASTIC SMALL-OUTLINE J-LEAD PACKAGE

R-PDSO-J24/26




NOTES: A. All linear dimensions are in inches (millimeters).

B. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

MECHANICAL DATA


DGA-24/26 LEAD PLASTIC THIN SMALL-OUTLINE PACKAGE

R-PDSO-G24/26



† Plastic body width does not include mold protrusion. Maximum mold protrusion is 0,25 (0.010) per side from the edge of the package bottom. ‡ Plastic body length does not include mold protrusion. Maximum mold protrusion is 0,15 (0.006) per side from the edge of the package bottom. NOTE A: All linear dimensions are in millimeters and parenthetically in inches.

device symbolization



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated