### TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS SMK5881B - MAY 1995 - REVISED AUGUST 1995

Electrical characteristics for TMS416400/P and TMS417400/P is Production Data. Electrical characteristics for TMS426400/P and TMS427400/P is Product Preview only.

- Organization . . . 4194304 × 4
- Single 5 V Power Supply for TMS41x400/P (±10% Tolerance)
- Single 3.3 V Power Supply for TMS42x400/P (±0.3 V Tolerance)
- Performance Ranges:

	ACCESS TIME <sup>t</sup> RAC MAX	ACCESS TIME <sup>t</sup> CAC MAX	ACCESS TIME t <sub>AA</sub> MAX	READ OR WRITE CYCLE MIN
'4xx400/P-60	60 ns	15 ns	30 ns	110 ns
'4xx400/P-70	70 ns	18 ns	35 ns	130 ns
'4xx400/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR) Refresh
- Long Refresh Period and Self-Refresh Option (TMS4xx400P)
- 3-State Unlatched Output
- Low Power Dissipation
- High-Reliability Plastic 24/26-Lead 300-Mil-Wide Surface-Mount Small-Outline J-Lead (SOJ) Package and 24/26-Lead Surface-Mount Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range: 0°C to 70°C
- EPIC<sup>TM</sup> (Enhanced Performance Implanted CMOS) Technology

#### description

The TMS4xx400 is a set of high-speed, 16777216-bit dynamic random-access memories organized as 4194304 words of 4 bits each. The TMS4xx400P series are high-speed, low-power, self-refresh, 16777216-bit dynamic randomaccess memories organized as 4194304 words of 4 bits each. The TMS4xx400 and TMS4xx400P employ state-of-the-art EPIC<sup>™</sup> (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power.



PIN	NOMENCLATURE
<u>A0-</u> A11 <sup>†</sup>	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
OE	Output Enable
NC	No Internal Connection
RAS	Row-Address Strobe
VCC	5-V or 3.3-V Supply‡
VSS	Ground
W	Write Enable

<sup>†</sup>A11 is NC for TMS4x7400/P.

<sup>‡</sup>See Available Options Table

#### AVAILABLE OPTIONS

DEVICE	POWER SUPPLY	SELF REFRESH BATTERY BACKUP	REFRESH CYCLES
TMS416400	5 V	—	4096 in 64 ms
TMS416400P	5 V	Yes	4096 in 128 ms
TMS417400	5 V	_	2048 in 32 ms
TMS417400P	5 V	Yes	2048 in 128 ms
TMS426400	3.3 V	_	4096 in 64 ms
TMS426400P	3.3 V	Yes	4096 in 128 ms
TMS427400	3.3 V	—	2048 in 32 ms
TMS427400P	3.3 V	Yes	2048 in 128 ms

These devices feature maximum  $\overline{RAS}$  access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

### description (continued)

The TMS4xx400 and TMS4xx400P are each offered in a 24/26-lead plastic surface-mount TSOP (DGA suffix) package and a 24/26-lead plastic surface-mount SOJ (DJ suffix) package. These packages are characterized for operation from 0°C to 70°C.

#### operation

#### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by t<sub>RASP</sub>, the maximum RAS low time.

Unlike conventional page-mode DRAMs, the column-address buffers in these devices are activated on the falling edge of RAS. The buffers act as transparent or flow-through latches while CAS is high. The falling edge of CAS latches the column addresses and enables the output. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when CAS transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of CAS. In this case, data is obtained after  $t_{CAC}$  max (access time from CAS low) if  $t_{AA}$  max (access time from column address) and  $t_{RAC}$  have been satisfied. In the event that column address for the next cycle is valid at the time CAS goes high, access time for the next cycle is determined by the later occurrence of  $t_{CPA}$  or  $t_{CAC}$ .

### address: A0-A11 (TMS4x6400/P) and A0-A10 (TMS4x7400/P)

Twenty-two address bits are required to decode 1 of 4194304 storage cell locations. For the TMS4x6400 and TMS4x6400P, 12 row-address bits are set up on A0 through A11 and latched onto the chip by the row-address strobe (RAS). Ten column-address bits are set up on A0 through A9. For TMS4x7400 and TMS4x7400P, 11 row-address bits are set up on inputs A0 through A10 and latched onto the chip by RAS. Eleven column-address bits are set up on A0 through and latched onto the chip by RAS. Eleven column-address bits are set up on A0 through A10 and latched onto the chip by RAS. Eleven column-address bits are set up on A0 through A10. All addresses must be stable on or before the falling edge of RAS and CAS. RAS is similar to a chip enable because it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select, activating the output buffers and latching the address bits into the column-address buffers.

### write enable $(\overline{W})$

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode, and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{OE}$  grounded.

#### data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$ , and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  is already low, and the data is strobed in by  $\overline{W}$  with setup and hold time referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{OE}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

#### data out (DQ1-DQ4)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  and  $\overline{OE}$  are brought low. In a read cycle, the output becomes valid after the access time interval t<sub>CAC</sub> (which begins with the negative transition of  $\overline{CAS}$ ) as long as t<sub>RAC</sub> and t<sub>AA</sub> are satisfied.



### **RAS-only refresh**

### TMS4x6400, TMS4x6400P

A refresh operation must be performed at least once every 64 ms (128 ms for TMS4x6400P) to retain data. This can be achieved by strobing each of the 4096 rows (A0–A11). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

### TMS4x7400, TMS4x7400P

A refresh operation must be performed at least once every 32 ms (128 ms for TMS4x7400P) to retain data. This can be achieved by strobing each of the 2048 rows (A0–A10). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overrightarrow{RAS}$ -only operation can be used by holding  $\overrightarrow{CAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overrightarrow{RAS}$ -only refresh.

### hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at V<sub>IL</sub> after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

### CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter t<sub>CSR</sub>) and holding it low after  $\overline{RAS}$  falls (see parameter t<sub>CHR</sub>). For successive CBR refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored, and the refresh address is generated internally.

### battery-backup refresh

### TMS4x6400P

A low-power battery-backup refresh mode that requires less than 500  $\mu$ A (5 V) or 350  $\mu$ A (3.3 V) refresh current is available on the TMS4x6400P. Data integrity is maintained using CBR refresh with a period of 31.25  $\mu$ s while holding RAS low for less than 1  $\mu$ s. To minimize current consumption, all input levels must be at CMOS levels (V<sub>IL</sub> < 0.2 V, V<sub>IH</sub> > V<sub>CC</sub> - 0.2 V).

### TMS4x7400P

A low-power battery-backup refresh mode that requires less than 500  $\mu$ A (5 V) or 350  $\mu$ A (3.3 V) refresh current is available on the TMS4x7400P. Data integrity is maintained using CBR refresh with a period of 62.5  $\mu$ s while holding RAS low for less than 1  $\mu$ s. To minimize current consumption, all input levels must be at CMOS levels (V<sub>IL</sub> < 0.2 V, V<sub>IH</sub> > V<sub>CC</sub> - 0.2 V).

### self refresh (TMS4xx400P)

The self-refresh mode is entered by dropping  $\overline{CAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{CAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu$ s. The chip is then refreshed internally by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{CAS}$  are brought high to satisfy t<sub>CHS</sub>. Upon exiting self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures the DRAM is fully refreshed.

#### power up

To achieve proper device operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization cycles is required after power up to the full V<sub>CC</sub> level. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.



SMKS881B - MAY 1995 - REVISED AUGUST 1995

### test mode

The test mode is initiated with a CBR-refresh cycle while simultaneously holding the W input low. The entry cycle performs an internal refresh cycle while internally setting the device to perform parallel read or write on subsequent cycles. While in the test mode, any data sequence can be performed. The device exits test mode if a CBR refresh cycle with  $\overline{W}$  held high or a RAS-only refresh cycle is performed.

In the test mode, the device is configured as 1024K bits × 4 bits for each DQ. Each DQ pin has a separate 4-bit parallel read and write data bus that ignores column addresses A0 and A1. During a read cycle, the four internal bits are compared for each DQ pin separately. If the four bits agree, DQ goes high; if not, DQ goes low. During a write cycle, the data states of all four DQs must be the same to ensure proper function of the test mode. Test time is reduced by a factor of four for this series.



NOTE A: The states of  $\overline{W}$ , data in, and address are defined by the type of cycle used during test mode.

Figure 1. Test-Mode Cycle



### TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS SMKS881B - MAY 1995 - REVISED AUGUST 1995

logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 647-12. <sup>‡</sup> A11 is NC for TMS4x7400 and TMS4x7400P.



### TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS SMKS881B - MAY 1995 - REVISED AUGUST 1995

### functional block diagram

#### TMS4x6400/P



<sup>†</sup>Column addresses A10 and A11 are not used.

#### TMS4x7400/P





SMKS881B - MAY 1995 - REVISED AUGUST 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> :	TMS41x400, TMS41x400P	$\ldots$
	TMS42x400, TMS42x400P	$\ldots \ldots \ldots - 0.5$ V to 4.6 V
Voltage range on any pin (see Note 1):	TMS41x400, TMS41x400P	$\ldots$ – 1 V to 7 V
	TMS42x400, TMS42x400P	$\ldots \ldots \ldots - 0.5$ V to 4.6 V
Short-circuit output current		50 mA
Power dissipation		1 W
Operating free-air temperature range, TA		0°C to 70°C
Storage temperature range, T <sub>stg</sub>		– 55°C to 125°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

### recommended operating conditions

		TN	/IS41x40	0				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	3	3.3	3.6	V
VSS	Supply voltage		0			0		V
VIH	High-level input voltage	2.4		6.5	2		V <sub>CC</sub> + 0.3	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	- 0.3		0.8	V
ТА	Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



### TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS SMKS881B - MAY 1995 - REVISED AUGUST 1995

#### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

#### TMS416400/P

	PARAMETER	TEST CONDITIONS	ŀ	'41640 '41640	0-60 0P-60	'41640 '41640	0-70 0P-70	'416400-80 '416400P-80		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
∨он	High-level output voltage	I <sub>OH</sub> = – 5 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	V
ų	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0 \text{ V to }$ All others = 0 V to $V_{CC}$	6.5 V,		± 10		± 10		± 10	μA
IO	Output current (leakage)	$\frac{V_{CC}}{CAS \text{ high}} = 5.5 \text{ V}, \qquad V_{O} = 0 \text{ V to}$	V <sub>CC</sub> ,		± 10		± 10		± 10	μA
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cy	/cle		80		70		60	mA
	$V_{IH} = 2.4 V (TTL),$ After 1 memory cycle, RAS and CAS high			2		2		2	mA	
ICC2	Standby current	$V_{IH} = V_{CC} - 0.2 V (CMOS),$	'416400		1		1		1	mA
		RAS and CAS high	'416400P		500		500		500	μΑ
ICC3‡§	Average refresh current (RAS-only refresh or CBR)	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \text{Minimum cy} \\ \frac{RAS}{CAS} \text{ cycling}, \\ \frac{CAS}{RAS} \text{ high (RAS only)}, \\ \frac{RAS}{RAS} \text{ low after CAS low (CBR)}$	/cle,		80		70		60	mA
ICC4 <sup>‡¶</sup>	Average page current	$\frac{V_{CC}}{RAS low,} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \text{MIN},$	]		70		60		50	mA
ICC6 <sup>#</sup>	Self-refresh current	CAS < 0.2 V, RAS < 0.2 V, Measured after t <sub>RASS</sub> min			500		500		500	μΑ
ICC10#	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	$\begin{array}{ll} t_{RC} = 31.25 \ \mu s, & t_{RAS} \leq 1 \ \mu s \\ V_{CC} = 0.2 \ V \leq V_{IH} \leq 6.5 \ V, \\ 0 \ V \leq V_{IL} \leq 0.2 \ V, & \overline{W} \ and \ \overline{OE} = \\ Address \ and \ data \ stable \end{array}$	s, = VIH,		500		500		500	μΑ

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

§ Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

¶ Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

# For TMS416400P only



# TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS SMKS881B - MAY 1995 - REVISED AUGUST 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### TMS417400/P

F	PARAMETER	TEST CONDITIONS		'41740 '41740	0-60 0P-60	'41740 '41740	0-70 0P-70	'41740 '41740	0-80 0P-80	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
VOH	High-level output voltage	I <sub>OH</sub> = – 5 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4		0.4		0.4	V
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0 \text{ V to 6}$ All others = 0 V to $V_{CC}$	6.5 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{V_{CC}}{CAS} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to}$	V <sub>CC</sub> ,		± 10		± 10		± 10	μΑ
ICC1 <sup>‡§</sup>	Read- or write-cycle current	V <sub>CC</sub> = 5.5 V, Minimum cy	cle		110		100		90	mA
V <sub>IH</sub> = 2.4 V After 1 mem RAS and CA		V <sub>IH</sub> = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high			2		2		2	mA
ICC2	Standby current	$V_{IH} = V_{CC} - 0.2 V (CMOS),$	'417400		1		1		1	mA
		RAS and CAS high	'417400P		500		500		500	μA
I <sub>CC3</sub> ‡§	Average refresh current (RAS-only refresh or CBR)	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{\text{Minimum cy}}{CAS} \text{ high (F} \\ \overline{RAS} \text{ low after } \overline{CAS} \text{ low (CBR)}$	<u>cle,</u> RAS only),		110		100		90	mA
I <sub>CC4</sub> ‡¶	Average page current	$\frac{V_{CC}}{RAS low} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \text{MIN},$			70		60		50	mA
ICC6#	Self-refresh current	CAS < 0.2 V, RAS < 0.2 V Measured after t <sub>RASS</sub> min	<i>(</i> ,		500		500		500	μA
ICC10 <sup>#</sup>	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	$\begin{array}{ll} t_{RC} = 62.5 \ \mu s, & t_{RAS} \leq 1 \ \mu s \\ V_{CC} - 0.2 \ V \leq V_{IH} \leq 6.5 \ V, \\ 0 \ V \leq V_{IL} \leq 0.2 \ V, & W \ \text{and } OE = \\ \text{Address and data stable} \end{array}$	, : VIH,		500		500		500	μΑ

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

§ Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

¶ Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

# For TMS417400P only



SMKS881B - MAY 1995 - REVISED AUGUST 1995

### electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

### TMS426400/P

PA	RAMETER	TEST CONDITION	<sup>'</sup> 426400 '426400	-60 P-60	<sup>,</sup> 426400 ,426400	-70 P-70	'426400∙ '426400F	·80 ?-80	UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX	-	
Varia	High-level	I <sub>OH</sub> = – 2 mA	LVTTL	2.4		2.4		2.4		V	
⊻он	output voltage	I <sub>OH</sub> = – 100 μA	LVCMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		v	
Voi	Low-level	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	V	
VOL	output voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	v	
lı	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, \qquad V_{I} = 0 \text{ V tr}$ All others = 0 V to $V_{CC}$	o 3.9 V,		± 10		± 10		± 10	μA	
IO	Output current (leakage)	$\frac{V_{CC}}{CAS} = 3.6 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V}$	to V <sub>CC</sub> ,		± 10		± 10		± 10	μA	
ICC1 <sup>‡§</sup>	Read- or write- cycle current	V <sub>CC</sub> = 3.6 V, Minimum	cycle		70		60		50	mA	
	Standby	$V_{IH} = 2 V (LVTTL),$ After 1 memory cycle, RAS and CAS high	-		1		1		1	mA	
ICC2	current	current $V_{IH} = V_{CC} - 0.2 V$ (LVCMOS),		'426400		500		500		500	μA
		After 1 memory cycle, RAS and CAS high	'426400P		200		200		200	μΑ	
ICC3‡§	Average refresh current (RAS-only refresh or CBR)	RAS and CAS highLo tool $V_{CC} = 3.6 \text{ V}$ ,Minimum cycle,RAS cycling,CAS high (RAS-only refresh),RAS low after CAS low (CBR)			70		60		50	mA	
ICC4 <sup>‡¶</sup>	Average page current	$\frac{V_{CC}}{RAS low,} = 3.6 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \text{MIN}$	N, ing		60		50		40	mA	
ICC6#	Self-refresh current	CAS < 0.2 V,RAS < 0.2Measured after tRASS min	2 V,		250		250		250	μA	
ICC10 <sup>#</sup>	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	$t_{RC}$ = 31.25 µs, $t_{RAS} \le 1$ $V_{CC} - 0.2$ V $\le$ VIH $\le$ 3.9 V, 0 V $\le$ VIL $\le$ 0.2 V, W and OI Address and data stable	μs, = VIH,		350		350		350	μΑ	

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

§ Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

¶ Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

# For TMS426400P only



SMKS881B - MAY 1995 - REVISED AUGUST 1995

### electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

### TMS427400/P

PARAMETER		TEST CONDITIONS	'427400 '427400	'427400-60 '427400P-60		70 9-70	427400- 427400F	·80 P-80	UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX		
Val	High-level	I <sub>OH</sub> = – 2 mA	LVTTL	2.4		2.4		2.4		V	
⊻он	output voltage	I <sub>OH</sub> = – 100 μA	LVCMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		v	
Vei	Low-level	I <sub>OL</sub> = 2 mA	LVTTL		0.4		0.4		0.4	V	
VOL	output voltage	I <sub>OL</sub> = 100 μA	LVCMOS		0.2		0.2		0.2	v	
ų	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, \qquad V_{I} = 0 \text{ V to}$ All others = 0 V to $V_{CC}$	o 3.9 V,		± 10		± 10	± 10		μΑ	
IO	Output current (leakage)	$\frac{V_{CC}}{CAS} = 3.6 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V}$	to V <sub>CC</sub> ,		± 10		± 10		± 10	μΑ	
ICC1 <sup>‡§</sup>	Read- or write- cycle current	V <sub>CC</sub> = 3.6 V, Minimum	cycle		100		90		80	mA	
	Standby	V <sub>IH</sub> = 2 V (LVTTL), After 1 memory cycle, RAS and CAS high	_		1		1		1	mA	
ICC2	current	virent VIH = V <sub>CC</sub> - 0.2 V (LVCMOS),		'427400		500		500		500	μΑ
		After 1 memory cycle, RAS and CAS high	'427400P		200		200		200	μΑ	
ICC3 <sup>‡§</sup>	Average refresh current (RAS-only refresh or CBR)	V <sub>CC</sub> = 3.6 V, Minimum RAS cycling, CAS high (RAS-only refresh) RAS low after CAS low (CBF	cycle, ), R)		100		90		80	mA	
ICC4 <sup>‡¶</sup>	Average page current	$\frac{V_{CC}}{RAS} = 3.6 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \text{MIN}$	l, ng		60		50		40	mA	
ICC6 <sup>#</sup>	Self-refresh current	CAS < 0.2 V, RAS < 0.2 Measured after t <sub>RASS</sub> min	2 V,		250		250		250	μΑ	
ICC10 <sup>#</sup>	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	$t_{RC} = 62.5 \ \mu s,  t_{RAS} \le 1$ $V_{CC} - 0.2 \ V \le V_{IH} \le 3.9 \ V_{.}$ $0 \ V \le V_{IL} \le 0.2 \ V, \ W \ and \ OE$ Address and data stable	μs, = VIH,		350		350		350	μΑ	

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

§ Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ 

¶ Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

# For TMS427400P only



SMKS881B - MAY 1995 - REVISED AUGUST 1995

#### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, A0-A11		5	pF
C <sub>i(OE)</sub>	Input capacitance, OE		7	pF
C <sub>i(RC)</sub>	Input capacitance, CAS and RAS		7	pF
C <sub>i(W)</sub>	Input capacitance, W		7	pF
Co	Output capacitance		7	pF

NOTE 3:  $V_{CC}$  = NOM supply voltage ±10%, and the bias on pins under test is 0 V.

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER			'4xx400-70 '4xx400P-70		'4xx400-80 '4xx400P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>	Access time from column address (see Note 4)		30		35		40	ns
<sup>t</sup> CAC	Access time from CAS low (see Note 4)		15		18		20	ns
<sup>t</sup> CPA	Access time from column precharge (see Note 4)		35		40		45	ns
<sup>t</sup> RAC	Access time from RAS low (see Note 4)		60		70		80	ns
<sup>t</sup> OEA	Access time from OE low (see Note 4)		15		18		20	ns
<sup>t</sup> CLZ	Delay time, CAS low to output in low-impedance state	0		0		0		ns
tОН	Output data hold time (from CAS)	3		3		3		ns
<sup>t</sup> OHO	Output data hold time (from OE)	3		3		3		ns
<sup>t</sup> OFF	Output disable time after CAS high (see Note 5)	0	15	0	18	0	20	ns
<sup>t</sup> OEZ	Output disable time after OE high (see Note 5)	0	15	0	18	0	20	ns

NOTES: 4. Access times for TMS42x400 measured with output reference levels of  $V_{OH} = 2 V$  and  $V_{OL} = 0.8 V$ .

5. tOFF and tOEZ are specified when the output is no longer driven.



SMKS881B - MAY 1995 - REVISED AUGUST 1995

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4xx4 '4xx4	00-60 00P-60	'4xx4 '4xx4	00-70 00P-70	'4xx4 '4xx4	00-80 00P-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> RC	Cycle time, read (see Note 6)	110		130		150		ns
tWC	Cycle time, write (see Note 6)	110		130		150		ns
<sup>t</sup> RWC	Cycle time, read-write (see Note 6)	155		181		205		ns
<sup>t</sup> PC	Cycle time, page-mode read or write (see Notes 6 and 7)	40		45		50		ns
<sup>t</sup> PRWC	Cycle time, page-mode read-write (see Note 6)	85		96		105		ns
<sup>t</sup> RASP	Pulse duration, RAS low, page mode (see Note 8)	60	100 000	70	100 000	80	100 000	ns
t <sub>RAS</sub>	Pulse duration, RAS low, nonpage mode (see Note 8)	60	10 000	70	10 000	80	10 000	ns
<sup>t</sup> CAS	Pulse duration, CAS low (see Note 9)	15	10 000	18	10 000	20	10 000	ns
<sup>t</sup> CP	Pulse duration, CAS high	10		10		10		ns
t <sub>RP</sub>	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, $\overline{W}$ low	10		10		10		ns
<sup>t</sup> ASC	Setup time, column address before CAS low	0		0		0		ns
<sup>t</sup> ASR	Setup time, row address before RAS low	0		0		0		ns
t <sub>DS</sub>	Setup time, data (see Note 10)	0		0		0		ns
<sup>t</sup> RCS	Setup time, $\overline{W}$ high before $\overline{CAS}$ low	0		0		0		ns
<sup>t</sup> CWL	Setup time, $\overline{W}$ low before $\overline{CAS}$ high	15		18		20		ns
<sup>t</sup> RWL	Setup time, $\overline{W}$ low before $\overline{RAS}$ high	15		18		20		ns
tWCS	Setup time, $\overline{W}$ low before $\overline{CAS}$ low (early-write operation only)	0		0		0		ns
tWRP	Setup time, $\overline{W}$ high before $\overline{RAS}$ low (CBR refresh only)	10		10		10		ns
tWTS	Setup time, $\overline{W}$ low before $\overline{RAS}$ low (test mode only)	10		10		10		ns
<sup>t</sup> CAH	Hold time, column address after CAS low	10		15		15		ns
<sup>t</sup> DH	Hold time, data (see Note 10)	10		15		15		ns
<sup>t</sup> RAH	Hold time, row address after RAS low	10		10		10		ns
<sup>t</sup> RCH	Hold time, $\overline{W}$ high after $\overline{CAS}$ high (see Note 11)	0		0		0		ns
<sup>t</sup> RRH	Hold time, $\overline{W}$ high after $\overline{RAS}$ high (see Note 11)	0		0		0		ns
<sup>t</sup> WCH	Hold time, $\overline{W}$ low after $\overline{CAS}$ low (early-write operation only)	10		15		15		ns
<sup>t</sup> RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
<sup>t</sup> OEH	Hold time, OE command	15		18		20		ns
<sup>t</sup> ROH	Hold time, RAS referenced to OE	10		10		10		ns
<sup>t</sup> CHS	Hold time, CAS low after RAS high (self refresh)	- 50		- 50		- 50		ns
<sup>t</sup> WRH	Hold time, $\overline{W}$ high after $\overline{RAS}$ low (CBR refresh only)	10		10		10		ns
twth	Hold time, $\overline{W}$ low after $\overline{RAS}$ low (test mode only)	10		10		10		ns

NOTES: 6. All cycle times assume  $t_T = 5$  ns.

7. To assure tpc min, tASC should be  $\geq$  to tcp.

8. In a read-write cycle, tRWD and tRWL must be observed.

9. In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.

10. Referenced to the later of CAS or W in write operations

11. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.



# TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS SMKS881B - MAY 1995 - REVISED AUGUST 1995

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'4xx400-60 '4xx400P-60		'4xx400-70 '4xx400P-70		'4xx400-80 '4xx400P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AWD</sub>	Delay time, column address to $\overline{W}$ low (read-write operation only)		55		63		70		ns
<sup>t</sup> CHR	R Delay time, RAS low to CAS high (CBR refresh only)		10		10		10		ns
<sup>t</sup> CRP	Delay time, CAS high to RAS low		5		5		5		ns
<sup>t</sup> CSH	Delay time, RAS low to CAS high		60		70		80		ns
<sup>t</sup> CSR	Delay time, CAS low to RAS low (CBR refresh only)		5		5		5		ns
tCWD	Delay time, $\overline{CAS}$ low to $\overline{W}$ low (read-write operation only)		40		46		50		ns
<sup>t</sup> OED	Delay time, OE to data		15		18		20		ns
<sup>t</sup> RAD	Delay time, RAS low to column address (see Note 12)		15	30	15	35	15	40	ns
<sup>t</sup> RAL	Delay time, column address to RAS high		30		35		40		ns
<sup>t</sup> CAL	Delay time, column address to CAS high		30		35		40		ns
<sup>t</sup> RCD	Delay time, RAS low to CAS low (see Note 12)		20	45	20	52	20	60	ns
<sup>t</sup> RPC	Delay time, RAS high to CAS low		0		0		0		ns
<sup>t</sup> RSH	Delay time, CAS low to RAS high		15		18		20		ns
<sup>t</sup> RWD	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (read-write operation only)		85		98		110		ns
<sup>t</sup> CPW	Delay time, $\overline{W}$ low after $\overline{CAS}$ precharge (read-write operation only)		60		68		75		ns
<sup>t</sup> RASS	Pulse duration, self-refresh entry from RAS low		100		100		100		μs
<sup>t</sup> RPS	Pulse duration, RAS precharge after self refresh		110		130		150		ns
<sup>t</sup> TAA	Access time from address (test mode)		35		40		45		ns
<sup>t</sup> TCPA	Access time from column precharge (test mode)		40		45		50		ns
<sup>t</sup> TRAC	Access time from RAS (test mode)		65		75		85		ns
<sup>t</sup> REF	Refresh time interval	'4x6400		64		64		64	ms
		'4x6400P		128		128		128	
		'4x7400		32		32		32	
		'4x7400P		128		128		128	
tT	Transition time		3	30	3	30	3	30	ns

NOTE 12: The maximum value is specified only to assure access time.



SMKS881B - MAY 1995 - REVISED AUGUST 1995



Figure 2. Load Circuits for Timing Parameters



SMKS881B - MAY 1995 - REVISED AUGUST 1995



NOTE A: Output can go from high-impedance state to an invalid-data state prior to the specified access time.

Figure 3. Read-Cycle Timing



SMKS881B - MAY 1995 - REVISED AUGUST 1995



### PARAMETER MEASUREMENT INFORMATION

Figure 4. Early-Write-Cycle Timing



SMKS881B - MAY 1995 - REVISED AUGUST 1995



Figure 5. Write-Cycle Timing



SMKS881B - MAY 1995 - REVISED AUGUST 1995



### PARAMETER MEASUREMENT INFORMATION

NOTE A: Output can go from high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Read-Write-Cycle Timing



SMKS881B - MAY 1995 - REVISED AUGUST 1995



### PARAMETER MEASUREMENT INFORMATION

 $\dagger$  Access time is t\_CPA, t\_CAC, or t\_AA dependent.

NOTE A: Output can go from high-impedance state to an invalid-data state prior to the specified access time.

Figure 7. Enhanced-Page-Mode Read-Cycle Timing



SMKS881B - MAY 1995 - REVISED AUGUST 1995



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. Referenced to CAS or W, whichever occurs last

B. A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Write-Cycle Timing



SMKS881B - MAY 1995 - REVISED AUGUST 1995



### PARAMETER MEASUREMENT INFORMATION

<sup>†</sup> Output can go from high-impedance state to an invalid-data state prior to the specified access time. NOTE A: A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 9. Enhanced-Page-Mode Read-Write-Cycle Timing



SMKS881B - MAY 1995 - REVISED AUGUST 1995







SMKS881B - MAY 1995 - REVISED AUGUST 1995



Figure 12. Hidden-Refresh-Cycle (Read) Timing



SMKS881B - MAY 1995 - REVISED AUGUST 1995



Figure 13. Hidden-Refresh-Cycle (Write) Timing



SMKS881B - MAY 1995 - REVISED AUGUST 1995





Figure 14. Self-Refresh-Cycle Timing



SMKS881B - MAY 1995 - REVISED AUGUST 1995









SMKS881B - MAY 1995 - REVISED AUGUST 1995

**MECHANICAL DATA** 

### DJ (R-PDSO-J24/26)

PLASTIC SMALL-OUTLINE J-LEAD PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).



SMKS881B - MAY 1995 - REVISED AUGUST 1995

**MECHANICAL DATA** 

#### **DGA (R-PDSO-G24/26)**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

#### device symbolization (TMS416400 illustrated)





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated