- Organization . . . 2097152 × 8
- Single 5 V Power Supply (±10% Tolerance)
- Performance Ranges:

|            | <b>ACCESS</b>    | <b>ACCESS</b>    | ACCESS          | EDO   |
|------------|------------------|------------------|-----------------|-------|
|            | TIME             | TIME             | TIME            | CYCLE |
|            | t <sub>RAC</sub> | t <sub>CAC</sub> | <sup>t</sup> AA | tHPC  |
|            | MAX              | MAX              | MAX             | MIN   |
| '41x809-60 | 60 ns            | 15 ns            | 30 ns           | 25 ns |
| '41x809-70 | 70 ns            | 18 ns            | 35 ns           | 30 ns |
| '41x809-80 | 80 ns            | 20 ns            | 40 ns           | 35 ns |

- Extended Data Out (EDO) Operation
- CAS-Before-RAS (CBR) Refresh
- High-Impedance State Unlatched Output
- High-Reliability Plastic 28-Lead (DZ Suffix) 400-Mil-Wide Surface-Mount Small-Outline J-Lead (SOJ) Package
- Operating Free-Air Temperature Range 0°C to 70°C
- Fabricated Using Enhanced Performance Implanted CMOS (EPIC<sup>™</sup>) Technology by Texas Instruments (TI<sup>™</sup>)

**AVAILABLE OPTIONS** 

| DEVICE    | POWER<br>SUPPLY | REFRESH<br>CYCLES |
|-----------|-----------------|-------------------|
| TMS416809 | 5 V             | 4096 in 64 ms     |
| TMS417809 | 5 V             | 2048 in 32 ms     |


### description

The TMS41x809 series is a set of high-speed, 16777216-bit dynamic random-access memories (DRAMs) organized as 2097152 words of eight bits each. It employs TI's state-of-the-art EPIC technology for high performance, reliability, and low power.

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS41x809 is offered in a 28-lead plastic surface-mount SOJ package (DZ suffix). This package is characterized for operation from 0°C to 70°C.

#### DZ PACKAGE (TOP VIEW)



<sup>†</sup> A11 is NC (no internal connection) for TMS417809.

| PIN NOMENCLATURE                       |   |  |  |  |  |  |
|--|---|--|--|--|--|--|
| A0-A11 DQ0-DQ7 CAS NC OE RAS VCC VSS W | Address Inputs Data In/Data Out Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe 5 V Supply‡ Ground Write Enable |  |  |  |  |  |

<sup>‡</sup> See Available Options Table.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and TI are trademarks of Texas Instruments Incorporated.



#### operation

#### extended data out

Extended data out (EDO) allows data output rates up to 40 MHz for 60-ns devices. When keeping the same row address while selecting random column addresses, the time for row-address setup and hold, and for address multiplex is eliminated. The maximum number of columns that can be accessed is determined by t<sub>RASP</sub>, the maximum RAS low time.

Extended data out does not place the data in/data out pins (DQs) into the high-impedance state with the rising edge of  $\overline{CAS}$ . The output remains valid for the system to latch the data. After  $\overline{CAS}$  goes high, the DRAM decodes the next address.  $\overline{OE}$  and  $\overline{W}$  can control the output impedance. Descriptions of  $\overline{OE}$  and  $\overline{W}$  further explain EDO operation benefit.

# address: A0-A11 (TMS416809) and A0-A10 (TMS417809)

Twenty-one address bits are required to decode 1 of 2097152 storage-cell locations. For the TMS416809, 12 row-address bits are set up on A0 through A11 and latched onto the chip by the row-address strobe (RAS). Nine column-address bits are set up on A0 through A8. For the TMS417809, 11 row-address bits are set up on inputs A0 through A10 and latched onto the chip by RAS. Ten column-address bits are set up on A0 through A9. All addresses must be stable on or before the falling edge of RAS and CAS. RAS is similar to a chip enable because it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select, activating the output buffers and latching the address bits into the column-address buffers.

#### output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. While  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  are low and  $\overline{\text{W}}$  is high,  $\overline{\text{OE}}$  can be brought low or high and the DQs transition between valid data and high impedance (see Figure 7). There are two methods for placing the DQs into the high-impedance state and maintaining that state during  $\overline{\text{CAS}}$  high time. The first method is to transition  $\overline{\text{OE}}$  high before  $\overline{\text{CAS}}$  transitions high and keep  $\overline{\text{OE}}$  high for  $t_{CHO}$  (hold time,  $\overline{\text{OE}}$  from  $\overline{\text{CAS}}$ ) past the  $\overline{\text{CAS}}$  transition. This disables the DQs and they remain disabled, regardless of  $\overline{\text{OE}}$ , until  $\overline{\text{CAS}}$  falls again. The second method is to have  $\overline{\text{OE}}$  low as  $\overline{\text{CAS}}$  transitions high. Then  $\overline{\text{OE}}$  can pulse high for a minimum of  $t_{\overline{\text{OEP}}}$  (precharge time,  $\overline{\text{OE}}$ ) anytime during  $\overline{\text{CAS}}$  high time, disabling the DQs regardless of further transitions on  $\overline{\text{OE}}$  until  $\overline{\text{CAS}}$  falls again (see Figure 7).

#### write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode, and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with  $\overline{OE}$  grounded. If  $\overline{W}$  goes low in an extended-data-out read cycle, the DQs are disabled so long as  $\overline{CAS}$  is high (see Figure 8).

#### data in/data out (DQ0-DQ7)

Data is written during a write or a read-modify-write cycle. Depending on the mode of operation, the later falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latch with setup and hold times referenced to the later edge. The DQs drive valid data after all access times are met and remain valid except in cases described in the  $\overline{\text{W}}$  and  $\overline{\text{OE}}$  descriptions.

#### **RAS**-only refresh

#### TMS416809

A refresh operation must be performed at least once every 64 ms to retain data. This can be achieved by strobing each of the 4096 rows (A0-A11). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{\text{RAS}}$ -only refresh.



# TMS416809, TMS417809 2097152-WORD BY 8-BIT HIGH-SPEED DRAMS

SMKS885A - DECEMBER 1995 - REVISED MARCH 1996

#### TMS417809

A refresh operation must be performed at least once every 32 ms to retain data. This can be achieved by strobing each of the 2048 rows (A0-A10). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

#### hidden refresh

A hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

#### CAS-before-RAS (CBR) refresh


CBR refresh is performed by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{RAS}$  falls (see parameter  $t_{CHR}$ ). For successive CBR refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored, and the refresh address is generated internally.

#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  followed by a minimum of eight initialization cycles is required after power up to the full  $V_{CC}$  level. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.




# logic symbol (TMS416809)†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 647-12.

# logic symbol (TMS417809)†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 647-12.

# functional block diagram (TMS416809)



# functional block diagram (TMS417809)



# TMS416809, TMS417809 2097152-WORD BY 8-BIT HIGH-SPEED DRAMS

SMKS885A - DECEMBER 1995 - REVISED MARCH 1996

| bsolute maximum ratings over operating free-air temperature range (unless otherwise noted) |
|--|
| Supply voltage range, V <sub>CC</sub> – 1 V to 7 V   |
| Voltage range on any pin (see Note 1) – 1 V to 7 V   |
| Short-circuit output current 50 mA   |
| Power dissipation 1 W  |
| Operating free-air temperature range, T <sub>A</sub> 0°C to 70°C                           |
| Storage temperature range, T <sub>stg</sub> – 55°C to 125°C                                |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

|     |                                      | MIN | NOM | MAX | UNIT |
|-----|--------------------------------------|-----|-----|-----|------|
| Vcc | Supply voltage                       | 4.5 | 5   | 5.5 | V    |
| VSS | Supply voltage                       |     | 0   |     | V    |
| VIH | High-level input voltage             | 2.4 |     | 6.5 | V    |
| VIL | Low-level input voltage (see Note 2) | - 1 |     | 0.8 | V    |
| TA  | Operating free-air temperature       | 0   |     | 70  | °C   |

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

NOTE 1: All voltage values are with respect to VSS.

# TMS416809, TMS417809 2097152-WORD BY 8-BIT HIGH-SPEED DRAMS

SMKS885A - DECEMBER 1995 - REVISED MARCH 1996

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

#### TMS416809

|                     | PARAMETER   |  | '416809-60 |      | '41680 | 9-70 | '41680 | 9-80 | UNIT |
|---------------------|---|--|------------|------|--------|------|--------|------|------|
|                     | PARAMETER   | TEST CONDITIONS <sup>†</sup>   | MIN        | MAX  | MIN    | MAX  | MIN    | MAX  | UNIT |
| VOH                 | High-level output voltage                         | I <sub>OH</sub> = -5 mA  | 2.4        |      | 2.4    |      | 2.4    |      | V    |
| VOL                 | Low-level output voltage                          | I <sub>OL</sub> = 4.2 mA   |            | 0.4  |        | 0.4  |        | 0.4  | V    |
| lį                  | Input current (leakage)                           | $V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All others = 0 V to $V_{CC}$  |            | ± 10 |        | ± 10 |        | ± 10 | μΑ   |
| IO                  | Output current (leakage)                          | $\frac{\text{V}_{CC}}{\text{CAS}}$ high $\text{V}_{O}$ = 0 V to V <sub>CC</sub> ,  |            | ± 10 |        | ± 10 |        | ± 10 | μΑ   |
| I <sub>CC1</sub> ‡§ | Read- or write-cycle current                      | V <sub>CC</sub> = 5.5 V, Minimum cycle   |            | 80   |        | 70   |        | 60   | mA   |
| loos                | Standby current                                   | V <sub>IH</sub> = 2.4 V (TTL),<br>After 1 memory cycle,<br>RAS and CAS high  |            | 2    |        | 2    |        | 2    | mA   |
| ICC2                |   | V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS),<br>After 1 memory cycle,<br>RAS and CAS high                                       |            | 1    |        | 1    |        | 1    | mA   |
| I <sub>CC3</sub> ‡§ | Average refresh current (RAS-only refresh or CBR) | VCC = 5.5 V, Minimum cycle,  RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)   |            | 80   |        | 70   |        | 60   | mA   |
| I <sub>CC4</sub> ‡¶ | Average EDO current                               | $\frac{\text{V}_{CC}}{\text{RAS low}} = 5.5 \text{ V}, \qquad \qquad \underline{\text{t}_{HPC}} = \text{MIN}, \\ \text{CAS cycling}$ |            | 90   |        | 80   |        | 70   | mA   |

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = V<sub>IL</sub>

<sup>¶</sup> Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ 

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### TMS417809

| PARAMETER           |   |  | '417809-60 |      | '417809-70 |      | '417809-80 |      | UNIT |
|---------------------|---|--|------------|------|------------|------|------------|------|------|
|                     |   | TEST CONDITIONS <sup>†</sup>   | MIN        | MAX  | MIN        | MAX  | MIN        | MAX  | UNII |
| VOH                 | High-level output voltage                         | I <sub>OH</sub> = -5 mA  | 2.4        |      | 2.4        |      | 2.4        |      | V    |
| VOL                 | Low-level output voltage                          | I <sub>OL</sub> = 4.2 mA   |            | 0.4  |            | 0.4  |            | 0.4  | V    |
| Ц                   | Input current (leakage)                           | $V_{CC}$ = 5.5 V, $V_{I}$ = 0 V to 6.5 V, All others = 0 V to $V_{CC}$                         |            | ± 10 |            | ± 10 |            | ± 10 | μΑ   |
| lo                  | Output current (leakage)                          | $\frac{\text{V}_{CC}}{\text{CAS}}$ = 5.5 V, $\text{V}_{O}$ = 0 V to V <sub>CC</sub> ,          |            | ± 10 |            | ± 10 |            | ± 10 | μА   |
| I <sub>CC1</sub> ‡§ | Read- or write-cycle current                      | V <sub>CC</sub> = 5.5 V, Minimum cycle   |            | 110  |            | 100  |            | 90   | mA   |
|                     | Standby current                                   | V <sub>IH</sub> = 2.4 V (TTL),<br>After 1 memory cycle,<br>RAS and CAS high                    |            | 2    |            | 2    |            | 2    | mA   |
| ICC2                |   | V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS),<br>After 1 memory cycle,<br>RAS and CAS high |            | 1    |            | 1    |            | 1    | mA   |
| ICC3 <sup>‡§</sup>  | Average refresh current (RAS-only refresh or CBR) | VCC = 5.5 V, Minimum cycle, CAS high (RAS only), RAS low after CAS low (CBR)                   |            | 110  |            | 100  |            | 90   | mA   |
| I <sub>CC4</sub> ‡¶ | Average EDO current                               | $\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \underline{t_{HPC}} = MIN, \\ CAS cycling$         |            | 90   |            | 80   |            | 70   | mA   |

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = V<sub>IL</sub>
¶ Measured with a maximum of one address change while CAS = V<sub>IH</sub>

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

|                    | PARAMETER                                  | MIN | MAX | UNIT |
|--------------------|--|-----|-----|------|
| C <sub>i(A)</sub>  | Input capacitance, A0-A11 <sup>†</sup>     |     | 5   | pF   |
| C <sub>i(OE)</sub> | Input capacitance, OE                      |     | 7   | pF   |
| C <sub>i(RC)</sub> | Input capacitance, CAS and RAS             |     | 7   | pF   |
| C <sub>i(W)</sub>  | Input capacitance, $\overline{\mathbb{W}}$ |     | 7   | pF   |
| Co                 | Output capacitance                         |     | 7   | pF   |

<sup>&</sup>lt;sup>†</sup>A11 is NC (no internal connection) for TMS417809.

NOTE 3:  $V_{CC}$  = NOM supply voltage  $\pm 10\%$ , and the bias on pins under test is 0 V.

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

| PARAMETER       |   | '41x80 | 9-60 | '41x809-70 |     | '41x809-80 |     | UNIT |
|-----------------|---|--------|------|------------|-----|------------|-----|------|
|                 | TANAMETEN   |        | MAX  | MIN        | MAX | MIN        | MAX | UNIT |
| t <sub>AA</sub> | Access time from column address                               |        | 30   |            | 35  |            | 40  | ns   |
| tCAC            | Access time from CAS  |        | 15   |            | 18  |            | 20  | ns   |
| tCPA            | Access time from CAS precharge                                |        | 35   |            | 40  |            | 45  | ns   |
| tRAC            | Access time from RAS  |        | 60   |            | 70  |            | 80  | ns   |
| tOEA            | Access time from OE   |        | 15   |            | 18  |            | 20  | ns   |
| tCLZ            | Delay time, CAS to output in low impedance                    | 0      |      | 0          |     | 0          |     | ns   |
| tREZ            | Output buffer turn off delay from RAS (see Note 5)            | 3      | 15   | 3          | 18  | 3          | 20  | ns   |
| tCEZ            | Output buffer turn off delay from CAS (see Note 5)            | 3      | 15   | 3          | 18  | 3          | 20  | ns   |
| tOEZ            | Output buffer turn off delay from OE (see Note 5)             | 3      | 15   | 3          | 18  | 3          | 20  | ns   |
| tWEZ            | Output buffer turn off delay from $\overline{W}$ (see Note 5) | 3      | 15   | 3          | 18  | 3          | 20  | ns   |

NOTES: 4. With ac parameters, it is assumed that  $t_T = 5$  ns.

### EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

|                   |   | '41x809-60 |       | 11x809-60 '41x80 |        | '41x809-70 |       | '41x809-80 |  | UNIT |
|-------------------|---|------------|-------|------------------|--------|------------|-------|------------|--|------|
|                   |   | MIN        | MAX   | MIN              | MAX    | MIN        | MAX   | UNIT       |  |      |
| tHPC              | Cycle time, EDO page mode, read-write                       | 25         |       | 30               |        | 35         |       | ns         |  |      |
| t <sub>PRWC</sub> | Cycle time, EDO read-write                                  | 80         |       | 90               |        | 100        |       | ns         |  |      |
| tCSH              | Delay time, RAS active to CAS precharge                     | 50         |       | 55               |        | 60         |       | ns         |  |      |
| <sup>t</sup> CHO  | Hold time, OE from CAS                                      | 10         |       | 10               |        | 10         |       | ns         |  |      |
| <sup>t</sup> DOH  | Hold time, output from CAS                                  | 3          |       | 3                |        | 3          |       | ns         |  |      |
| tCAS              | Pulse duration, CAS active                                  | 10         | 10000 | 12               | 10 000 | 15         | 10000 | ns         |  |      |
| tWPE              | Pulse duration, $\overline{W}$ active (output disable only) | 5          |       | 5                |        | 5          |       | ns         |  |      |
| <sup>t</sup> OCH  | Setup time, OE before CAS                                   | 10         |       | 10               |        | 10         |       | ns         |  |      |
| tCP               | Pulse duration, CAS precharge                               | 5          |       | 5                |        | 5          |       | ns         |  |      |
| tOEP              | Precharge time, OE  | 5          |       | 5                |        | 5          |       | ns         |  |      |

NOTE 4: With ac parameters, it is assumed that  $t_T = 5$  ns.



<sup>5.</sup> Maximum t<sub>REZ</sub>, t<sub>CEZ</sub>, t<sub>OEZ</sub>, and t<sub>WEZ</sub> are specified when the output is no longer driven.


# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

|                  |  |             | '41x809-60 |         | '41x809-70 |         | '41x809-80 |         | ш    |
|------------------|--|-------------|------------|---------|------------|---------|------------|---------|------|
|                  |  |             | MIN        | MAX     | MIN        | MAX     | MIN        | MAX     | UNIT |
| t <sub>RC</sub>  | Cycle time, random read or write                     |             | 110        |         | 130        |         | 150        |         | ns   |
| tRWC             | Cycle time, read-write                               |             | 150        |         | 175        |         | 200        |         | ns   |
| tRASP            | Pulse duration, RAS active, fast page mode (see Note | 6)          | 60         | 100 000 | 70         | 100 000 | 80         | 100 000 | ns   |
| tRAS             | Pulse duration, RAS active, non-page mode (see Note  | 6)          | 60         | 10 000  | 70         | 10 000  | 80         | 10 000  | ns   |
| t <sub>RP</sub>  | Pulse duration, RAS precharge                        |             | 40         |         | 50         |         | 60         |         | ns   |
| t <sub>WP</sub>  | Pulse duration, write command                        |             | 10         |         | 10         |         | 10         |         | ns   |
| tASC             | Setup time, column address                           |             | 0          |         | 0          |         | 0          |         | ns   |
| t <sub>ASR</sub> | Setup time, row address                              |             | 0          |         | 0          |         | 0          |         | ns   |
| t <sub>DS</sub>  | Setup time, data in (see Note 7)                     |             | 0          |         | 0          |         | 0          |         | ns   |
| tRCS             | Setup time, read command                             |             | 0          |         | 0          |         | 0          |         | ns   |
| tCWL             | Setup time, write command before CAS precharge       |             | 10         |         | 12         |         | 15         |         | ns   |
| tRWL             | Setup time, write command before RAS precharge       |             | 10         |         | 12         |         | 15         |         | ns   |
| twcs             | Setup time, write command before CAS active (early-v | rite only)  | 0          |         | 0          |         | 0          |         | ns   |
| <sup>t</sup> CSR | Setup time, CAS referenced to RAS (CBR refresh only  | <i>(</i> )  | 5          |         | 5          |         | 5          |         | ns   |
| <sup>t</sup> CAH | Hold time, column address                            |             | 10         |         | 12         |         | 15         |         | ns   |
| <sup>t</sup> DH  | Hold time, data in (see Note 7)                      |             | 10         |         | 12         |         | 15         |         | ns   |
| <sup>t</sup> RAH | Hold time, row address                               |             | 10         |         | 10         |         | 10         |         | ns   |
| <sup>t</sup> RCH | Hold time, read command referenced to CAS (see Not   | e 8)        | 0          |         | 0          |         | 0          |         | ns   |
| <sup>t</sup> RRH | Hold time, read command referenced to RAS (see Not   | e 8)        | 0          |         | 0          |         | 0          |         | ns   |
| tWCH             | Hold time, write command during CAS active (early-wi | rite only)  | 10         |         | 12         |         | 15         |         | ns   |
| <sup>t</sup> ROH | Hold time, RAS referenced to OE                      |             | 10         |         | 10         |         | 10         |         | ns   |
| <sup>t</sup> CHR | Hold time, CAS referenced to RAS (CBR refresh only)  |             | 15         |         | 15         |         | 20         |         | ns   |
| <sup>t</sup> OEH | Hold time, OE command                                |             | 15         |         | 18         |         | 20         |         | ns   |
| tAWD             | Delay time, column address to write command (read-v  | vrite only) | 55         |         | 63         |         | 70         |         | ns   |
| t <sub>CRP</sub> | Delay time, CAS precharge to RAS                     |             | 0          |         | 0          |         | 0          |         | ns   |
| tCWD             | Delay time, CAS to write command (read-write only)   |             | 40         |         | 46         |         | 50         |         | ns   |
| tOED             | Delay time, OE to data in                            |             | 15         |         | 18         |         | 20         |         | ns   |
| <sup>t</sup> RAD | Delay time, RAS to column address                    |             | 15         | 30      | 15         | 35      | 15         | 40      | ns   |
| tRAL             | Delay time, column address to RAS precharge          |             | 30         |         | 35         |         | 40         |         | ns   |
| tCAL             | Delay time, column address to CAS precharge          |             | 20         |         | 25         |         | 30         |         | ns   |
| <sup>t</sup> RCD | Delay time, RAS to CAS (see Note 9)                  |             | 20         | 45      | 20         | 52      | 20         | 60      | ns   |
| t <sub>RPC</sub> | Delay time, RAS precharge to CAS                     |             | 0          |         | 0          |         | 0          |         | ns   |
| <sup>t</sup> RSH | Delay time, CAS active to RAS precharge              |             | 10         |         | 12         |         | 15         |         | ns   |
| tRWD             | Delay time, RAS to write command (read-write only)   |             | 85         |         | 98         |         | 110        |         | ns   |
| +                | Potroch time interval                                | '416809     |            | 64      |            | 64      |            | 64      | ma   |
| <sup>t</sup> REF | Refresh time interval                                | '417809     |            | 32      |            | 32      |            | 32      | ms   |
| tŢ               | Transition time                                      |             | 2          | 30      | 2          | 30      | 2          | 30      | ns   |

NOTES: 4. With ac parameters, it is assumed that  $t_T = 5$  ns.


- 6. In a read-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed.
  7. Referenced to the later of CAS or W in write operations
- 8. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- 9. The maximum value is specified only to ensure access time.





NOTE A: C<sub>L</sub> includes probe and fixture capacitance.

**Figure 1. Load Circuits for Timing Parameters** 



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 2. Read-Cycle Timing

#### PARAMETER MEASUREMENT INFORMATION tRC t<sub>RAS</sub> RAS tRP t<sub>RSH</sub> <sup>t</sup>RCD tCRP tCSH tCAS tASR CAS <sup>t</sup>CP tASC <sup>t</sup>RAL tRAH → **◆** tCAH Address Row Column Don't Care tCWL **◆** t<sub>RAD</sub> → t<sub>RWL</sub> tWCH Don't Care twcs Don't Care twp -– tDH – t<sub>DS</sub> DQ0-DQ7 Valid Data Don't Care

Figure 3. Early-Write-Cycle Timing

Don't Care






Figure 4. Write-Cycle Timing



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 5. Read-Write-Cycle Timing



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. Access time is t<sub>CPA</sub>- or t<sub>AA</sub>-dependent.

Figure 6. Extended-Data-Out Read Cycle




Figure 7. Extended-Data-Out Read-Cycle With OE Control






Figure 8. Extended-Data-Out Read-Cycle With W Control




NOTE A: A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 9. EDO-Early-Write-Cycle Timing



NOTE A: A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 10. EDO-Write-Cycle Timing



NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-write cycles as long as the read- and write-timing specifications are not violated.

Figure 11. EDO Read-Write-Cycle Timing




Figure 12. RAS-Only Refresh-Cycle Timing




Figure 13. Automatic-CBR-Refresh-Cycle Timing






Figure 14. Hidden-Refresh Cycle (Read)





Figure 15. Hidden-Refresh Cycle (Write) Timing



#### **MECHANICAL DATA**

#### DZ (R-PDSO-J28)


#### PLASTIC SMALL-OUTLINE J-LEAD PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

# device symbolization (TMS416809 illustrated)



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated