SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

- High-Performance Static CMOS Technology
- TMS470R1x 16/32-Bit RISC Core (ARM7TDMI™)
 - 24-MHz System Clock (60-MHz Pipeline Mode)
 - Independent 16/32-Bit Instruction Set
 - Open Architecture With Third-Party Support
 - Built-In Debug Module
 - Utilizes Big-Endian Format
- Integrated Memory
 - 512K-Byte Program Flash
 - 2 Banks With 14 Contiguous Sectors
 - Internal State Machine for Programming and Erase
 - 32K-Byte Static RAM (SRAM)
- Operating Features
 - Core Supply Voltage (V_{CC}): 1.81 V 2.05 V
 - I/O Supply Voltage (V_{CCIO}): 3.0 V 3.6 V
 - Low-Power Modes: STANDBY and HALT
 - Industrial and Automotive Temperature Ranges
- 470+ System Module
 - 32-Bit Address Space Decoding
 - Bus Supervision for Memory and Peripherals
 - Analog Watchdog (AWD) Timer
 - Real-Time Interrupt (RTI)
 - System Integrity and Failure Detection
 - Interrupt Expansion Module (IEM)
- Direct Memory Access (DMA) Controller
 - 32 Control Packets and 16 Channels
- Zero-Pin Phase-Locked Loop (ZPLL)-Based Clock Module With Prescaler
 - Multiply-by-4 or -8 Internal ZPLL Option
 - ZPLL Bypass Mode
- Seven Communication Interfaces:
 - Three Serial Peripheral Interfaces (SPIs)
 - 255 Programmable Baud Rates
 - Two Serial Communications Interfaces (SCIs)
 - 2²⁴ Selectable Baud Rates
 - Asynchronous/Isosynchronous Modes

- Two High-End CAN Controllers (HECCs)
 - 32-Mailbox Capacity Each
 - Fully Compliant With CAN Protocol, Version 2.0B
- High-End Timer (HET)
 - 32 Programmable I/O Channels:
 - 24 High-Resolution Pins
 - 8 Standard-Resolution Pins
 - High-Resolution Share Feature (XOR)
 - High-End Timer RAM
 - 128-Instruction Capacity
- 16-Channel 10-Bit Multi-Buffered ADC (MibADC)
 - 128-Word FIFO Buffer
 - Single- or Continuous-Conversion Modes
 - 1.55 μs Minimum Sample and Conversion Time
 - Calibration Mode and Self-Test Features
- Eight External Interrupts
- Flexible Interrupt Handling
- 27 Dedicated GIO Pins,1 Input-Only GIO Pin, and 59 Additional Peripheral I/Os
- External Clock Prescale (ECP) Module
 - Programmable Low-Frequency External Clock (CLK)
- Compatible ROM Device (Planned)
- On-Chip Scan-Base Emulation Logic,
 IEEE Standard 1149.1[†] (JTAG) Test-Access Port
- 144-Pin Plastic Low-Profile Quad Flatpack (PGE Suffix)
- Development System Support Tools Available
 - Code Composer Studio[™] Integrated Development Environment (IDE)
 - HET Assembler and Simulator
 - Real-Time In-Circuit Emulation
 - Flash Programming



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Code Composer Studio is a trademark of Texas Instruments.


ARM7TDMI is a trademark of Advanced RISC Machines Limited (ARM).

All trademarks are the property of their respective owners.

† The test-access port is compatible with the IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary Scan Architecture specification. Boundary scan is not supported on this device.



TMS470R1VF45AA 144-PIN PGE PACKAGE (TOP VIEW)



†GIOA[0]/INT0 (pin 39) is an input-only GIO pin.



SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

description

The TMS470R1VF45AA[†] device is a member of the Texas Instruments (TI) TMS470R1x family of general-purpose16/32-bit reduced instruction set computer (RISC) microcontrollers. The VF45AA microcontroller offers high performance utilizing the high-speed ARM7TDMI 16/32-bit RISC central processing unit (CPU), resulting in a high instruction throughput while maintaining greater code efficiency. The ARM7TDMI 16/32-bit RISC CPU views memory as a linear collection of bytes numbered upwards from zero. The TMS470R1VF45AA utilizes the big-endian format where the most significant byte of a word is stored at the lowest numbered byte and the least significant byte at the highest numbered byte.

High-end embedded control applications demand more performance from their controllers while maintaining low costs. The VF45AA RISC core architecture offers solutions to these performance and cost demands while maintaining low power consumption.

The VF45AA device contains the following:

- ARM7TDMI 16/32-Bit RISC CPU
- TMS470R1x system module (SYS) with 470+ enhancements [including an interrupt expansion module (IEM) and a 16-channel direct-memory access (DMA) controller]
- 512K-byte Flash
- 32K-byte SRAM
- Zero-pin phase-locked loop (ZPLL) clock module
- Analog watchdog (AWD) timer
- Real-time interrupt (RTI) module
- Three serial peripheral interface (SPI) modules
- Two serial communications interface (SCI) modules
- Two high-end CAN controller (HECC) modules
- 10-bit multi-buffered analog-to-digital converter (MibADC) with 16 input channels
- High-end timer (HET) controlling 32 I/Os
- External clock prescale (ECP) module
- Up to 86 I/O pins and 1 input-only pin

The functions performed by the 470+ system module (SYS) include: address decoding; memory protection; memory and peripherals bus supervision; reset and abort exception management; expanded interrupt capability with prioritization for all internal interrupt sources; device clock control; direct-memory access and control; and parallel signature analysis (PSA). This data sheet includes device-specific information such as memory and peripheral select assignment, interrupt priority, and a device memory map. For a more detailed functional description of the SYS module, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189). For a more detailed functional description of the IEM module, see the *TMS470R1x Interrupt Expansion Module (IEM) Reference Guide* (literature number SPNU211). And for a more detailed functional description of the DMA module, see the *TMS470R1x Direct Memory Access (DMA) Controller Reference Guide* (literature number SPNU194).

The VF45AA memory includes general-purpose SRAM supporting single-cycle read/write accesses in byte, half-word, and word modes.

The Flash memory on this device is a nonvolatile, electrically erasable and programmable memory implemented with a 32-bit-wide data bus interface. The Flash operates with a system clock frequency of up to 24 MHz. When in pipeline mode, the Flash operates with a system clock frequency of up to 60 MHz. For more detailed information on the F05 devices Flash, see the F05 Flash section of this data sheet and the TMS470R1x F05 Flash Reference Guide (literature number SPNU213).

† The TMS470R1VF45AA device name shall be referred to as either the full device name or as VF45AA throughout the remainder of this document.



SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

description (continued)

The VF45AA device has seven communication interfaces: three SPIs, two SCIs, and two HECCs. The SPI provides a convenient method of serial interaction for high-speed communications between similar shift-register type devices. The SCI is a full-duplex, serial I/O interface intended for asynchronous communication between the CPU and other peripherals using the standard Non-Return-to-Zero (NRZ) format. The HECC uses a serial, multimaster communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 megabit per second (Mbps). The HECC is ideal for applications operating in noisy and harsh environments (e.g., automotive and industrial fields) that require reliable serial communication or multiplexed wiring. For more detailed functional information on the SPI, SCI, and HECC peripherals, see the specific Reference Guides (literature numbers SPNU195, SPNU196, and SPNU197, respectively).

The HET is an advanced intelligent timer that provides sophisticated timing functions for real-time applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer micromachine and an attached I/O port. The HET can be used for compare, capture, or general-purpose I/O. It is especially well suited for applications requiring multiple sensor information and drive actuators with complex and accurate time pulses. For more detailed functional information on the HET, see the *TMS470R1x High-End Timer (HET) Reference Guide* (literature number SPNU199).

The VF45AA device has a 10-bit-resolution, 16-channel sample-and-hold MibADC. The MibADC channels can be converted individually or can be grouped by software for sequential conversion sequences. There are three separate groupings, two of which can be triggered by an external event. Each sequence can be converted once when triggered or configured for continuous conversion mode. For more detailed functional information on the MibADC, see the TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206).

The zero-pin phase-locked loop (ZPLL) clock module contains a phase-locked loop, a clock-monitor circuit, a clock-enable circuit, and a prescaler (with prescale values of 1–8). The function of the ZPLL is to multiply the external frequency reference to a higher frequency for internal use. The ZPLL provides ACLK[†] to the system (SYS) module. The SYS module subsequently provides system clock (SYSCLK), real-time interrupt clock (RTICLK), CPU clock (MCLK), and peripheral interface clock (ICLK) to all other VF45AA device modules. For more detailed functional information on the ZPLL, see the *TMS470R1x Zero-Pin Phase-Locked Loop (ZPLL) Clock Module Reference Guide* (literature number SPNU212).

The VF45AA device also has an external clock prescaler (ECP) module that when enabled, outputs a continuous external clock (ECLK) on a specified GIO pin. The ECLK frequency is a user-programmable ratio of the peripheral interface clock (ICLK) frequency. For more detailed functional information on the ECP, see the TMS470R1x External Clock Prescaler (ECP) Reference Guide (literature number SPNU202).

[†] ACLK should not be confused with the MibADC internal clock, ADCLK. ACLK is the continuous system clock from an external resonator/crystal reference.




device characteristics

The TMS470R1VF45AA device is a derivative of the F05 system emulation device SE470R1VB8AD. Table 1 identifies all the characteristics of the TMS470R1VF45AA device except the SYSTEM and CPU, which are generic. The COMMENTS column aids the user in software-programming and references device-specific information.

Table 1. Device Characteristics

CHARACTERISTICS	DEVICE DESCRIPTION TMS470R1VF45AA	COMMENTS FOR VF45AA					
	MEMORY						
For the number of memor	ry selects on this device, see th	e Memory Selection Assignment table (Table 2).					
INTERNAL	Pipeline/Non-Pipeline	Flash is pipeline-capable					
MEMORY	512K-Byte Flash 32K-Byte SRAM	The VF45AA RAM is implemented in one 32K array selected by two memory-select signals (see the Memory Selection Assignment table, Table 2).					
		PERIPHERALS					
		e the Interrupt Priority (IEM and CIM) table (Table 6). And for the 1K peripheral 5AA Peripherals, System Module, and Flash Base Addresses table (Table 4).					
CLOCK	ZPLL	Zero-pin PLL has no external loop filter pins.					
GENERAL-PURPOSE I/Os	27 I/O 1 Input only	Ports A, B, and C each have eight (8) external pins. Port D has four (4) external pins.					
ECP	YES						
SCI	2 (3-pin)	SCI1 and SCI2					
CAN (HECC and/or SCC)	2 HECCs	Two high-end CAN controller modules (HECC1 and HECC2)					
SPI (5-pin, 4-pin or 3-pin)	3 (5-pin)	SPI1, SPI2, and SPI3					
		The VF45AA device has both the logic and registers for a full 32-I/O HET implemented and all 32 pins are available externally.					
HET with XOR Share	32 I/O	The high-resolution (HR) SHARE feature allows even HR pins to share the next higher odd HR pin structures. This HR sharing is independent of whether or not the odd pin is available externally. If an odd pin is available externally and <i>shared</i> , then the odd pin can only be used as a general-purpose I/O. For more information on HR SHARE, see the <i>TMS470R1x High-End Timer</i> (HET) Reference Guide (literature number SPNU199).					
HET RAM	128-Instruction Capacity						
MibADC	10-bit, 16-channel 128-word FIFO	The VF45AA device has both the logic and registers for a full 16-channel MibADC implemented and all 16 pins are available externally.					
CORE VOLTAGE	1.81 - 2.05 V						
I/O VOLTAGE	3.0 - 3.6 V						
PINS	144						
PACKAGE	PGE						

functional block diagram



†GIOA[0]/INT0 is an input-only GIO pin.



SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

Terminal Functions

TERMINAL			INTERNAL		
NAME	NO.	TYPE ^{†‡}	PULLUP/	DESCRIPTION	
IVANIL	140.		PULLDOWN§		
				HIGH-END TIMER (HET)	
HET[0]	129				
HET[1]	130				
HET[2]	137				
HET[3]	138				
HET[4]	139				
HET[5]	140				
HET[6]	141				
HET[7]	142				
HET[8]	79				
HET[9]	80				
HET[10]	29			The VF45AA device has both the logic and registers for a full 32-I/O HET implemented	
HET[11]	28			and all 32 pins are available externally.	
HET[12]	27				
HET[13]	26			Timer input capture or output compare. The HET[31:0] applicable pins can be	
HET[14]	25			programmed as general-purpose input/output (GIO) pins. HET[23:0] are high-resolution pins and HET[31:24] are standard-resolution pins.	
HET[15]	24	22710	IDD	Toolstation pine and the tip the standard toolstation pine.	
HET[16]	23	3.3-V I/O	IPD	The high-resolution (HR) SHARE feature allows even HR pins to share the next higher	
HET[17]	22			odd HR pin structures. This HR sharing is independent of whether or not the odd pin	
HET[18]	71			is available externally. If an odd pin is available externally and <i>shared</i> , then the odd pin can only be used as a general-purpose I/O. For more information on HR SHARE,	
HET[19]	70			see the TMS470R1x High-End Timer (HET) Reference Guide (literature number	
HET[20]	69			SPNU199).	
HET[21]	68				
HET[22]	67				
HET[23]	123				
HET[24]	51				
HET[25]	124				
HET[26]	125	1			
HET[27]	126	1			
HET[28]	47	1			
HET[29]	48				
HET[30]	49	1			
HET[31]	50	-			
1		I	HIGH-EN	ID CAN CONTROLLER 1 (HECC1)	
CAN1HTX	88	3.3-V I/O	IPU	HECC1 transmit pin or GIO pin	
CAN1HRX	87	3.3-V I/O		HECC1 receive pin or GIO pin	
		1	HIGH-EN	ID CAN CONTROLLER 2 (HECC2)	
CAN2HTX	56	3.3-V I/O	IPU	HECC2 transmit pin or GIO pin	
CAN2HRX	57	3.3-V I/O		HECC2 receive pin or GIO pin	

[†] I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect ‡ All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

[§] IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

TEDMINIAL	TERMINAL INTERNAL INT				
TERMINAL	•	TYPE ^{†‡}	INTERNAL PULLUP/		
NAME	NO.	I TPE	PULLDOWN§	DECORN HOR	
				NERAL-PURPOSE I/O (GIO)	
GIOA[0]/INT0	39	3.3-V I			
GIOA[1]/INT1/	40				
ECLK	40				
GIOA[2]/INT2	41				
GIOA[3]/INT3	42				
GIOA[4]/INT4	36				
GIOA[5]/INT5	35				
GIOA[6]/INT6	34				
GIOA[7]/INT7	33				
GIOB[0]	46				
GIOB[1]	58				
GIOB[2]	59			General-purpose input/output pins.	
GIOB[3]	60			Ceneral-purpose input/output pins.	
GIOB[4]	61			GIOA[0]/INT0 is an input-only pin. GIOA[7:0]/INT[7:0] are interrupt-capable pins.	
GIOB[5]	77	3.3-V I/O	IPD		
GIOB[6]	78	3.3-170		The GIOA[1]/INT1/ECLK pin is multiplexed with the external clock-out function	
GIOB[7]	84			external clock prescale (ECP) module.	
GIOC[0]	122				
GIOC[1]	143				
GIOC[2]	144				
GIOC[3]	6				
GIOC[4]	7				
GIOC[5]	8				
GIOC[6]	9				
GIOC[7]	10				
GIOD[0]	21				
GIOD[1]	20				
GIOD[2]	19				
GIOD[3]	18				
				NALOG-TO-DIGITAL CONVERTER (MibADC)	
ADEVT	99	3.3-V I/O	IPD	MibADC event input. ADEVT can be programmed as a GIO pin.	
ADIN[0]	108	4			
ADIN[1]	107	_			
ADIN[2]	106	_			
ADIN[3]	105	_			
ADIN[4]	104]			
ADIN[5]	102				
ADIN[6]	101	3.3-V I		MibADC analog input pins	
ADIN[7]	100				
ADIN[8]	115	1 .			
ADIN[9]	113	1			
ADIN[10]	111	1			
ADIN[11]	109	1			
ADIN[12]	114	1			

[§] IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)



[‡] All I/O pins, except \overline{RST} , are configured as inputs while \overline{PORRST} is low and immediately after \overline{PORRST} goes high.

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

		TERMINAL INTERNAL CONTINUED				
L	TVDE†‡		DESCRIPTION			
NO.	ITPE		DESCRIPTION			
М	ULTI-BUF		G-TO-DIGITAL CONVERTER (MIBADC) (CONTINUED)			
			, (, , , , , , , , , , , , , , , , , ,			
	3.3-V I		MibADC analog input pins			
	1					
116	3.3-V REF I		MibADC module high-voltage reference input			
117	GND REF I		MibADC module low-voltage reference input			
118	3.3-V PWR		MibADC analog supply voltage			
119	GND		MibADC analog ground reference			
		SERIAL I	PERIPHERAL INTERFACE 1 (SPI1)			
5			SPI1 clock. SPI1CLK can be programmed as a GIO pin.			
1			SPI1 chip enable. SPI1ENA can be programmed as a GIO pin.			
2	3.3-V I/O	IPD	SPI1 slave chip select. SPI1SCS can be programmed as a GIO pin.			
3			SPI1 data stream. Slave in/master out. SPI1SIMO can be programmed as a GIO pin.			
4			SPI1 data stream. Slave out/master in. SPI1SOMI can be programmed as a GIO pin.			
SPI1SOMI 4 SPI1 data stream. Slave out/master in. SPI1SOMI can be programmed as a GIO pin. SERIAL PERIPHERAL INTERFACE 2 (SPI2)						
62			SPI2 clock. SPI2CLK can be programmed as a GIO pin.			
65			SPI2 chip enable. SPI2ENA can be programmed as a GIO pin.			
66	3.3-V I/O	IPD	SPI2 slave chip select. SPI2SCS can be programmed as a GIO pin.			
63			SPI2 data stream. Slave in/master out. SPI2SIMO can be programmed as a GIO pin.			
64			SPI2 data stream. Slave out/master in. SPI2SOMI can be programmed as a GIO pin.			
SPI2SOMI 64 SPI2 data stream. Slave out/master in. SPI2SOMI can be programmed as a GIO p SERIAL PERIPHERAL INTERFACE 3 (SPI3)						
94			SPI3 clock. SPI3CLK can be programmed as a GIO pin.			
98			SPI3 chip enable. SPI3ENA can be programmed as a GIO pin.			
97	3.3-V I/O	IPD	SPI3 slave chip select. SPI3SCS can be programmed as a GIO pin.			
96			SPI3 data stream. Slave in/master out. SPI3SIMO can be programmed as a GIO pin.			
95			SP3 data stream. Slave out/master in. SPI3SOMI can be programmed as a GIO pin.			
		ZERO-P	IN PHASE-LOCKED LOOP (ZPLL)			
13	1.8-V I		Crystal connection pin or external clock input			
12	1.8-V O		External crystal connection pin			
73	3.3-V I	IPD	Enable/disable the ZPLL. The ZPLL can be bypassed and the oscillator becomes the system clock. If not in bypass mode, TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.			
SERIAL COMMUNICATIONS INTERFACE 1 (SCI1)						
89	3.3-V I/O	IPD	SCI1 clock. SCI1CLK can be programmed as a GIO pin.			
91	3.3-V I/O	IPU	SCI1 data receive. SCI1RX can be programmed as a GIO pin.			
90	3.3-V I/O	IPU	SCI1 data transmit. SCI1TX can be programmed as a GIO pin.			
		SERIAL COI	MMUNICATIONS INTERFACE 2 (SCI2)			
45	3.3-V I/O	IPD	SCI2 clock. SCI2CLK can be programmed as a GIO pin.			
43	3.3-V I/O	IPU	SCI2 data receive. SCI2RX can be programmed as a GIO pin.			
44	3.3-V I/O	IPU	SCI2 data transmit. SCI2TX can be programmed as a GIO pin.			
	NO. M 112 110 103 116 117 118 119 5 1 2 3 4 62 65 66 63 64 94 98 97 96 95 13 12 73 89 91 90 45 43	NO. TYPE ^{†‡} MULTI-BUF 112 110 3.3-V I 103 116 3.3-V REF I 117 GND REF I 118 3.3-V PWR 119 GND 5 1 2 3.3-V I/O 3 4 62 65 66 63 64 94 98 97 3.3-V I/O 96 95 13 1.8-V I 12 1.8-V O 73 3.3-V I/O 91 3.3-V I/O 90 3.3-V I/O 91 3.3-V I/O	NO. Type ^{†‡} INTERNAL PULLUP/ PULLDOWN§			

[§] IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)



[†] I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect ‡ All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

TERMIN	AL		INTERNAL	, ,
NAME	NO.	TYPE ^{†‡}	PULLUP/	DESCRIPTION
			PULLDOWN§	OVOTEM MODILLE (OVO)
				SYSTEM MODULE (SYS) Bidirectional pin. CLKOUT can be programmed as a GIO pin or the output of SYSCLK,
CLKOUT	83	3.3-V I/O	IPD	ICLK, or MCLK.
PORRST	32	3.3-V I	IPD	Input master chip power-up reset. External V_{CC} monitor circuitry must assert a power-on reset.
RST	15	3.3-V I/O	IPU	Bidirectional reset. The internal circuitry can assert a reset, and an external system reset can assert a device reset. On this pin, the output buffer is implemented as an open drain (drives low only). To ensure an external reset is not arbitrarily generated, TI recommends that an external pullup resistor be connected to this pin.
			WATCHDO	OG/REAL-TIME INTERRUPT (WD/RTI)
				Analog watchdog reset. The AWD pin provides a system reset if the WD KEY is not written in time by the system, providing an external RC network circuit is connected.
AWD	72	3.3-V I/O	IPD	If the user is not using AWD, TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.
				For more details on the external RC network circuit, see the <i>TMS470R1x System Module Reference Guide</i> (literature number SPNU189) and the application note <i>Analog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints</i> (literature number SPNA005).
		'		TEST/DEBUG (T/D)
TCK	76	3.3-V I	IPD	Test clock. TCK controls the test hardware (JTAG)
TDI	74	3.3-V I	IPU	Test data in. TDI inputs serial data to the test instruction register, test data register, and programmable test address (JTAG).
TDO	75	3.3-V O	IPD	Test data out. TDO outputs serial data from the test instruction register, test data register, identification register, and programmable test address (JTAG).
TEST	38	3.3-V I	IPD	Test enable. Reserved for internal use only. TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.
TMS	120	3.3-V I	IPU	Serial input for controlling the state of the CPU test access port (TAP) controller (JTAG)
TMS2	121	3.3-V I	IPU	Serial input for controlling the second TAP. TI recommends that this pin be connected to V_{CCIO} or pulled up to V_{CCIO} by an external resistor.
TRST	37	3.3-V I	IPD	Test hardware reset to TAP1 and TAP2. IEEE Standard 1149-1 (JTAG) Boundary-Scan Logic. TI recommends that this pin be pulled down to ground by an external resistor.
				FLASH
FLTP1	134	NC		Flash test pad 1. For proper operation, this pin must not be connected [no connect (NC)].
FLTP2	133	NC		Flash test pad 2. For proper operation, this pin must not be connected [no connect (NC)].
V _{CCP}	135	3.3-V PWR		Flash external pump voltage (3.3 V). This pin is required for both Flash read and Flash program and erase operations.
SUPPLY VOLTAGE CORE (1.8 V)				
	14 31			
V _{CC}	55 86 93	1.8-V PWR		Core logic supply voltage
	128 132	1		

[†] I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect

[§] IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)



[‡] All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

TERMINA	L		INTERNAL		
NAME	NO.	TYPE ^{†‡}	PULLUP/ PULLDOWN§	DESCRIPTION	
			SUPPL	Y VOLTAGE DIGITAL I/O (3.3 V)	
	17	221/			
V _{CCIO}	53	3.3-V PWR		Digital I/O supply voltage	
	82				
			;	SUPPLY GROUND CORE	
	11				
	30				
	54				
V_{SS}	85	GND		Core supply ground reference	
*SS	92	GIND		Core supply ground reference	
	127				
	131				
	136				
	SUPPLY GROUND DIGITAL I/O				
	16				
V_{SSIO}	52	GND		Digital I/O supply ground reference	
	81				

[†]I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect


[‡] All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

[§] IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)

VF45AA DEVICE-SPECIFIC INFORMATION

memory

Figure 1 shows the memory map of the VF45AA device.



NOTES: A. Memory addresses are configurable by the system (SYS) module within the range of 0x0000_0000 to 0xFFE0_0000.

B. The CPU registers are not a part of the memory map.

Figure 1. Memory Map



memory selects

Memory selects allow the user to address memory arrays (i.e., Flash, RAM, and HET RAM) at user-defined addresses. Each memory select has its own set (low and high) of memory base address registers (MFBAHRx and MFBALRx) that, together, define the array's starting (base) address, block size, and protection.

The base address of each memory select is configurable to any memory address boundary that is a multiple of the decoded block size. For more information on how to control and configure these memory select registers, see the bus structure and memory sections of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

For the memory selection assignments and the memory selected, see Table 2.

MEMORY MEMORY SELECTED MEMORY STATIC MEM MPU **MEMORY BASE ADDRESS REGISTER SELECT** (ALL INTERNAL) SIZE **CTL REGISTER** 0 (fine) **FLASH** NO MFBAHR0 and MFBALR0 512K FLASH NO MFBAHR1 and MFBALR1 1 (fine) 2 (fine) RAM YES MFBAHR2 and MFBALR2 32K[†] 3 (fine) RAM YES MFBAHR3 and MFBALR3 MFBAHR4 and MFBALR4 HET RAM 4 (fine) 1.5K SMCR1

Table 2. Memory Selection Assignment

RAM

The VF45AA device contains 32K bytes of internal static RAM configurable by the SYS module to be addressed within the range of 0x0000_0000 to 0xFFE0_0000. This VF45AA RAM is implemented in one 32K array selected by two memory-select signals. This VF45AA configuration imposes an additional constraint on the memory map for RAM; the starting addresses for both RAM memory selects *cannot* be offset from each other by the multiples of the size of the physical RAM (i.e., 32K for the VF45AA device). The VF45AA RAM is addressed through memory selects 2 and 3.

The RAM can be protected by the memory protection unit (MPU) portion of the SYS module, allowing the user finer blocks of memory protection than is allowed by the memory selects. The MPU is ideal for protecting an operating system while allowing access to the current task. For more detailed information on the MPU portion of the SYS module and memory protection, see the memory section of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

F05 Flash

The F05 Flash memory is a nonvolatile electrically erasable and programmable memory implemented with a 32-bit-wide data bus interface. The F05 Flash has an external state machine for program and erase functions. See the *Flash read* and *Flash program and erase* sections below. For more detailed functional information on the F05 Flash module, see the *TMS470R1x F05 Flash Reference Guide* (literature number SPNU213).

flash protection keys

The VF45AA device provides Flash protection keys. These four 32-bit protection keys prevent program/erase/compaction operations from occurring until after the four protection keys have been matched by the CPU loading the correct user keys into the FMPKEY control register. The protection keys on the VF45AA are located in the last 4 words of the first 16K sector. For more detailed information on the Flash protection keys and the FMPKEY control register, see the Optional Quadruple Protection Keys and Programming the Protection Keys portions of the *TMS470R1x F05 Flash Reference Guide* (literature number SPNU213).



[†]The starting addresses for both RAM memory-select signals *cannot* be offset from each other by a multiple of the user-defined block size in the memory-base address register.

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

Flash read

The VF45AA Flash memory is configurable by the SYS module to be addressed within the range of 0x0000_0000 to 0xFFE0_0000. The Flash is addressed through memory selects 0 and 1.

Note: The Flash external pump voltage (V_{CCP}) is required for all operations (program, erase, and read).

Flash pipeline mode

When in pipeline mode, the Flash operates with a system clock frequency of up to 60 MHz (versus a system clock in normal mode of up to 24 MHz). Flash in pipeline mode is capable of accessing 64-bit words and provides two 32-bit pipelined words to the CPU. Also in pipeline mode, the Flash can be read with no wait states when memory addresses are contiguous (after the initial 1-or 2-wait-state reads).

Note: After a system reset, pipeline mode is **disabled** (ENPIPE bit [FMREGOPT.0] is a "0"). In other words, the VF45AA device powers up and comes out of reset in non-pipeline mode. Furthermore, setting the Flash configuration mode bit (GLBCTRL.4) will override pipeline mode.

Flash program and erase

The VF45AA device Flash contains two 256K-byte memory arrays (or banks) for a total of 512K bytes of Flash and consists of fourteen sectors. These fourteen sectors are sized as follows:

SECTOR NO.	SEGMENT	LOW ADDRESS	HIGH ADDRESS	MEMORY ARRAYS (OR BANKS)
0	16K Bytes	0x00000000	0x00003FFF	
1	16K Bytes	0x00004000	0x00007FFF	
2	32K Bytes	0x00008000	0x0000FFFF	
3	32K Bytes	0x00010000	0x00017FFF	
4	32K Bytes	0x00018000	0x0001FFFF	BANK0
5	32K Bytes	0x00020000	0x00027FFF	(256K Bytes)
6	32K Bytes	0x00028000	0x0002FFFF	
7	32K Bytes	0x00030000	0x00037FFF	
8	16K Bytes	0x00038000	0x0003BFFF	
9	16K Bytes	0x0003C000	0x0003FFFF	
0	64K Bytes	0x00040000	0x0004FFFF	
1	64K Bytes	0x00050000	0x0005FFFF	BANK1
2	64K Bytes	0x00060000	0x0006FFFF	(256K Bytes)
3	64K Bytes	0x00070000	0x0007FFFF	1

Table 3. VF45AA Flash Memory Banks and Sectors

The minimum size for an erase operation is one sector. The maximum size for a program operation is one 16-bit word.

Note: The Flash external pump voltage (V_{CCP}) is required for all operations (program, erase, and read).

For more detailed information on Flash program and erase operations, see the *TMS470R1x F05 Flash Reference Guide* (literature number SPNU213).

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

HET RAM

The VF45AA device contains HET RAM. The HET RAM has a 128-instruction capability. The HET RAM is configurable by the SYS module to be addressed within the range of 0x0000_0000 to 0xFFE0_0000. The HET RAM is addressed through memory select 4.

XOR share

The VF45AA HET peripheral contains the XOR-share feature. This feature allows two adjacent HET high-resolution channels to be XORed together, making it possible to output smaller pulses than a standard HET. For more detailed information on the HET XOR-share feature, see the *TMS470R1x High-End Timer (HET) Reference Guide* (literature number SPNU199).

peripheral selects and base addresses

The VF45AA device uses eight of the sixteen peripheral selects to decode the base addresses of the peripherals. These peripheral selects are fixed and transparent to the user since they are part of the decoding scheme used by the SYS module.

Control registers for the peripherals, SYS module, and Flash begin at the base addresses shown in Table 4.

Table 4. VF45AA Peripherals, System Module, and Flash Base Addresses

CONNECTING MODULE	ADDRE	SS RANGE	DEDIDUEDAL OFFICIA	
CONNECTING MODULE	BASE ADDRESS	ENDING ADDRESS	PERIPHERAL SELECTS	
SYSTEM	0xFFFF_FFD0	0xFFFF_FFFF	N/A	
RESERVED	0xFFFF_FF60	0xFFFF_FFCF	N/A	
PSA	0xFFFF_FF40	0xFFFF_FF5F	N/A	
CIM	0xFFFF_FF20	0xFFFF_FF3F	N/A	
RTI	0xFFFF_FF00	0xFFFF_FF1F	N/A	
DMA	0xFFFF_FE80	0xFFFF_FEFF	N/A	
DEC	0xFFFF_FE00	0xFFFF_FE7F	N/A	
MMC	0xFFFF_FD00	0xFFFF_FD7F	N/A	
IEM	0xFFFF_FC00	0xFFFF_FCFF	N/A	
RESERVED	0xFFFF_FB00	0xFFFF_FBFF	N/A	
RESERVED	0xFFFF_FA00	0xFFFF_FAFF	N/A	
DMA CMD BUFFER	0xFFFF_F800	0xFFFF_F9FF	N/A	
RESERVED	0xFFF8_0000	0xFFFF_F7FF	N/A	
RESERVED	0xFFF7_FD00	0xFFF7_FFFF	Deloi	
HET	0xFFF7_FC00	0xFFF7_FCFF	PS[0]	
RESERVED	0xFFF7_F900	0xFFF7_FBFF	DOM	
SPI1	0xFFF7_F800	0xFFF7_F8FF	PS[1]	
RESERVED	0xFFF7_F600	0xFFF7_F7FF		
SCI2	0xFFF7_F500	0xFFF7_F5FF	PS[2]	
SCI1	0xFFF7_F400	0xFFF7_F4FF		
RESERVED	0xFFF7_F100	0xFFF7_F3FF	Delai	
MibADC	0xFFF7_F000	0xFFF7_F0FF	PS[3]	
ECP	0xFFF7_EF00	0xFFF7_EFFF		
RESERVED	0xFFF7_ED00	0xFFF7_EEFF	PS[4]	
GIO	0xFFF7_EC00	0xFFF7_ECFF		
HECC2	0xFFF7_EA00	0xFFF7_EBFF	DOLET	
HECC1	0xFFF7_E800	0xFFF7_E9FF	PS[5]	
HECC2 RAM	0xFFF7_E600	0xFFF7_E7FF	PS[6]	
HECC1 RAM	0xFFF7_E400	0xFFF7_E5FF	P5[0]	
RESERVED	0xFFF7_E000	0xFFF7_E3FF	PS[7]	
RESERVED	0xFFF7_DC00	0xFFF7_DFFF	PS[8]	
RESERVED	0xFFF7_D800	0xFFF7_DBFF	PS[9]	
RESERVED	0xFFF7_D600	0xFFF7_D7FF		
SPI3	0xFFF7_D500	0xFFF7_D5FF	PS[10]	
SPI2	0xFFF7_D400	0xFFF7_D4FF		
RESERVED	0xFFF7_C000	0xFFF7_D3FF	PS[11] - PS[15]	
RESERVED	0xFFF0_0000	0xFFF7_BFFF	N/A	
FLASH CONTROL REGISTERS	0xFFE8_8000	0xFFE8_BFFF	N/A	
MPU CONTROL REGISTERS	0xFFE8_4000	0xFFE8_4023	N/A	

direct-memory access (DMA)

The direct-memory access (DMA) controller transfers data to and from any specified location in the VF45AA memory map (except for restricted memory locations like the system control registers area). The DMA manages up to 16 channels, and supports data transfer for both on-chip and off-chip memories and peripherals. The DMA controller is connected to both the CPU and Peripheral busses, enabling these data transfers to occur in parallel with CPU activity and thus, maximizing overall system performance.

Although the DMA controller has two possible configurations, for the VF45AA device, the DMA controller configuration is 32 control packets and 16 channels.

For the VF45AA DMA request hardwired configuration, see Table 5.

Table 5. DMA Request Lines Connections

MODULES	DMA REQUEST IN	ITERRUPT SOURCES	DMA CHANNEL
RESERVED			DMAREQ[0]
SPI1	SPI1 end-receive	SPI1DMA0	DMAREQ[1]
SPI1	SPI1 end-transmit	SPI1DMA1	DMAREQ[2]
MibADC [†]	MibADC event	MibADCDMA0	DMAREQ[3]
MibADC [†] /SCI1	MibADC G1/SCI1 end-receive	MibADCDMA1/SCI1DMA0	DMAREQ[4]
MibADC [†] /SCI1	MibADC G2/SCI1 end-transmit	MibADCDMA2/SCI1DMA1	DMAREQ[5]
RESERVED			DMAREQ[6]
SPI2	SPI2 end-receive	SPI2DMA0	DMAREQ[7]
SPI2	SPI2 end-transmit	SPI2DMA1	DMAREQ[8]
RESERVED			DMAREQ[9]
RESERVED			DMAREQ[10]
RESERVED			DMAREQ[11]
RESERVED			DMAREQ[12]
RESERVED			DMAREQ[13]
SCI2/SPI3	SCI2 end-receive/SPI3 end-receive	SCI2DMA0/SPI3DMA0	DMAREQ[14]
SCI2/SPI3	SCI2 end-transmit/SPI3 end-transmit	SCI2DMA1/SPI3DMA1	DMAREQ[15]

[†] The MibADC is capable of being serviced by the DMA when the device is in buffered mode. For more information on buffered mode, see the MibADC section of this data sheet and the TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206).

Each channel has two control packets attached to it, allowing the DMA to continuously load RAM and generate periodic interrupts so that the data can be read by the CPU. The control packets allow for the interrupt enable, and the channels determine the priority level of the interrupt.

DMA transfers occur in one of two modes:

- Non-request mode (used when transferring from memory to memory)
- Request mode (used when transferring from memory to peripheral)

For more detailed functional information on the DMA controller, see the *TMS470R1x Direct Memory Access* (DMA) Controller Reference Guide (literature number SPNU194).



SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

interrupt priority (IEM to CIM)

Interrupt requests originating from the VF45AA peripheral modules (i.e., SPI1, SPI2, or SPI3; SCI1 or SCI2; HECC1 or HECC2; RTI; etc.) are assigned to channels within the 48-channel interrupt expansion module (IEM) where, via programmable register mapping, these channels are then mapped to the 32-channel central interrupt manager (CIM) portion of the SYS module.

Programming multiple interrupt sources in the IEM to the same CIM channel effectively shares the CIM channel between sources.

The CIM request channels are maskable so that individual channels can be selectively disabled. All interrupt requests can be programmed in the CIM to be of either type:

- Fast interrupt request (FIQ)
- Normal interrupt request (IRQ)

The CIM prioritizes interrupts. The precedences of request channels decrease with ascending channel order in the CIM (0 [highest] and 31 [lowest] priority). For IEM-to-CIM default mapping, channel priorities, and their associated modules, see Table 6.

Table 6. Interrupt Priority (IEM and CIM)

MODULES	INTERRUPT SOURCES	DEFAULT CIM INTERRUPT LEVEL/ CHANNEL	IEM CHANNEL
SPI1	SPI1 end-transfer/overrun	0	0
RTI	COMP2 interrupt	1	1
RTI	COMP1 interrupt	2	2
RTI	TAP interrupt	3	3
SPI2	SPI2 end-transfer/overrun	4	4
GIO	GIO interrupt A	5	5
Reserved		6	6
HET	HET interrupt 1	7	7
RESERVED		8	8
SCI1/SCI2	SCI1 or SCI2 error interrupt	9	9
SCI1	SCI1 receive interrupt	10	10
RESERVED		11	11
RESERVED		12	12
HECC1	HECC1 interrupt A	13	13
RESERVED		14	14
SPI3	SPI3 end-transfer/overrun	15	15
MibADC	MibADC end event conversion	16	16
SCI2	SCI2 receive interrupt	17	17
DMA	DMA interrupt 0	18	18
RESERVED		19	19
SCI1	SCI1 transmit interrupt	20	20
System	SW interrupt (SSI)	21	21
RESERVED		22	22
HET	HET interrupt 2	23	23
HECC1	HECC1 interrupt B	24	24
RESERVED		25	25

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

interrupt priority (IEM to CIM) (continued)

Table 6. Interrupt Priority (IEM and CIM) (Continued)

MODULES	INTERRUPT SOURCES	DEFAULT CIM INTERRUPT LEVEL/ CHANNEL	IEM CHANNEL
SCI2	SCI2 transmit interrupt	26	26
MibADC	MibADC end Group 1 conversion	27	27
DMA	DMA interrupt 1	28	28
GIO	GIO interrupt B	29	29
MibADC	MibADC end Group 2 conversion	30	30
RESERVED		31	31
RESERVED		31	32
RESERVED		31	33
RESERVED		31	34
RESERVED		31	35
RESERVED		31	36
RESERVED		31	37
HECC2	HECC2 interrupt A	31	38
HECC2	HECC2 interrupt B	31	39
RESERVED		31	40
RESERVED		31	41
RESERVED		31	42
RESERVED		31	43
RESERVED		31	44
RESERVED		31	45
RESERVED		31	46
RESERVED		31	47

For more detailed functional information on the IEM, see the *TMS470R1x Interrupt Expansion Module (IEM)* Reference Guide (literature number SPNU211). For more detailed functional information on the CIM, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

MibADC

The multi-buffered analog-to-digital converter (MibADC) accepts an analog signal and converts the signal to a 10-bit digital value.

The VF45AA MibADC module can function in two modes: compatibility mode, where it's programmer's model is compatible with the TMS470R1x ADC module and its digital results are stored in digital result registers; or in buffered mode, where the digital result registers are replaced with three FIFO buffers, one for each conversion group [event, group1 (G1), and group2 (G2)]. In buffered mode, the MibADC buffers can be serviced by interrupts or by the DMA.

MibADC event trigger enhancements

The MibADC includes two major enhancements over the event-triggering capability of the TMS470R1x ADC.

- Both group 1 and the event group can be configured for event-triggered operation, providing up to two eventtriggered groups.
- The trigger source and polarity can be selected individually for both group 1 and the event group from the three options identified in Table 7.

EVENT#	SOURCE SELECT BITS FOR G1 OR EVENT (G1SRC[1:0] or EVSRC[1:0])	SIGNAL PIN NAME
EVENT1	00	ADEVT
EVENT2	01	HET18
EVENT3	10	HET19
EVENT4	11	RESERVED

Table 7. MibADC Event Hookup Configuration

For group 1, these event-triggered selections are configured via the group 1 source select bits (G1SRC[1:0]) in the AD event source register (ADEVTSRC.[5:4]). For the event group, these event-triggered selections are configured via the event group source select bits (EVSRC[1:0]) in the AD event source register (ADEVTSRC.[1:0]).

For more detailed functional information on the MibADC, see the TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206).

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

development system support

Texas Instruments provides extensive hardware and software development support tools for the TMS470R1x family. These support tools include:

- Code Composer Studio™ IDE
 - Fully integrated suite of software development tools
 - Includes Compiler/Assembler/Linker, Debugger, and Simulator
 - Supports Real-Time analysis, data visualization, and open API
- Optimizing C compiler
 - Supports high-level language programming
 - Full implementation of the standard ANSI C language
 - Powerful optimizer that improves code-execution speed and reduces code size
 - Extensive run-time support library included
 - TMS470R1x control registers easily accessible from the C program
 - Interfaces C functions and assembly functions easily
 - Establishes comprehensive, easy-to-use tool set for the development of high-performance microcontroller applications in C/C++
- Assembly language tools (assembler and linker)
 - Provides extensive macro capability
 - Allows high-speed operation
 - Allows extensive control of the assembly process using assembler directives
 - Automatically resolves memory references as C and assembly modules are combined
- TMS470R1x CPU Simulator
 - Provides capability to simulate CPU operation without emulation hardware
 - Allows inspection and modifications of memory locations
 - Allows debugging programs in C or assembly language
- XDS emulation communication kits
 - Allow high-speed JTAG communication to the TMS470R1x emulator or target board

For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Code Composer Studio is a trademark of Texas Instruments.



SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

documentation support

Extensive documentation supports all of the TMS470 microcontroller family generation of devices. The types of documentation available include: data sheets with design specifications; complete user's guides for all devices and development support tools; and hardware and software applications. Useful reference documentation includes:

User's Guides

- TMS470R1x 32-Bit RISC Microcontroller Family User's Guide (literature number SPNU134)
- TMS470R1x C/C++ Compiler User's Guide (literature number SPNU151)
- TMS470R1x Code Generation Tools Getting Started Guide (literature number SPNU117)
- TMS470R1x C Source Debugger User's Guide (literature number SPNU124)
- TMS470R1x Assembly Language Tools User's Guide (literature number SPNU118)
- TMS470R1x System Module Reference Guide (literature number SPNU189)
- TMS470R1x Serial Peripheral Interface (SPI) Reference Guide (literature number SPNU195)
- TMS470R1x Serial Communication Interface (SCI) Reference Guide (literature number SPNU196)
- TMS470R1x Controller Area Network (CAN) Reference Guide (literature number SPNU197)
- TMS470R1x High-End Timer (HET) Reference Guide (literature number SPNU199)
- TMS470R1x External Clock Prescale (ECP) Reference Guide (literature number SPNU202)
- TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206)
- TMS470R1x Zero-Pin Phase-Locked Loop (ZPLL) Clock Module Reference Guide (literature number SPNU212)
- TMS470R1x F05 Flash Reference Guide (literature number SPNU213)

Application Reports:

- Analog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints (literature number SPNA005)
- F05/C05 Power Up Reset and Power Sequencing Requirements (literature number SPNA009)



device numbering conventions

Figure 2 illustrates the numbering and symbol nomenclature for the TMS470R1x family.




Figure 2. TMS470R1x Family Nomenclature

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

device identification code register

The device identification code register identifies the silicon version, the technology family (TF), a ROM or Flash device, and an assigned device-specific part number (see Table 8). The VF45AA device identification code register value is 0x292Fh.

Table 8. TMS470 Device ID Bit Allocation Register

	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
FFFF_FFF0								Rese	erved							
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	VERSION			TF	R/F			PAR	RT NUM	BER			1	1	1	
	<u> </u>	R-	·K		R-K	R-K				R-K				R-1	R-1	R-1

LEGEND:

For bits 3–15: R = Read only, -K = Value constant after RSTFor bits 0-2:

 $R = Read only, -1 = Value after \overline{RST}$

Reserved. Reads are undefined and writes have no effect. Bits 31:16

Bits 15:12 **VERSION.** Silicon version (revision) bits

These bits identify what version of silicon the device is. Initial device version numbers

start at "0000" ("0010" is the current revision for the VF45AA device).

Bit 11 TF. Technology Family (TF) bit

This bit distinguishes the technology family core power supply:

0 = 3.3 V for F10/C10 devices1 = 1.8 V for F05/C05 devices

Bit 10 R/F. ROM/Flash bit

This bit distinguishes between ROM and Flash devices:

0 = Flash device 1 = ROM device

Bits 9:3 PART NUMBER. Device-specific part number bits

These bits identify the assigned device-specific part number.

The assigned device-specific part number for the VF45AA device is: 0100101.

Bits 2:0 "1" Mandatory High. Bits 2,1, and 0 are tied high by default.

device part numbers

Table 9 lists all the available TMS470R1VF45AA devices.

Table 9. Device Part Numbers[†]

DEVICE PART	PROGRA	M MEMORY	PACKAGE TYPE	TEMPERATURE RANGES				
NUMBER	ROM	FLASH EEPROM	144-PIN LQFP	-40°C TO 85°C	-40°C TO 105°C	-40°C TO 125°C		
TMS470R1VF45AAPGEA		Х	Х	Х				
TMS470R1VF45AAPGET		Х	Х		Х			
TMS470R1VF45AAPGEQ		Х	Х			Х		
TMS470R1VF45ACPGEA		Х	Х	Х				
TMS470R1VF45ACPGET		X	Х		Х			
TMS470R1VF45ACPGEQ		X	Х			X		
TMS470R1VF45AEPGEA		X	Х	Х				
TMS470R1VF45AEPGET		X	Х		Х			
TMS470R1VF45AEPGEQ		Х	Х			Х		

[†] The various part numbers listed in this table differ due to differences in either electrical specifications or functional errata. Electrical differences will be noted in this datasheet. For functional errata, see the errata document for the specific part number you are using.

DEVICE ELECTRICAL SPECIFICATIONS AND TIMING PARAMETERS

absolute maximum ratings over operating free-air temperature range, Q version (unless otherwise noted) †

Supply voltage range, V _{CC} (see Note 1)
Supply voltage range: V _{CCIO} , V _{CCAD} , V _{CCP} (Flash pump) (see Note 1)
Input voltage range: All input pins
Input clamp current: I _{IK} (V _I < 0 or V _I > V _{CCIO})
All pins except ADIN[0:15], PORRST, TRST, TEST, and TCK
I_{IK} ($V_I < 0$ or $V_I > V_{CCAD}$)
ADIN[0:15]
Operating free-air temperature ranges, T _A : A version
T version
Q version
Operating junction temperature range, T _J
Storage temperature range, T _{stq} 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

device recommended operating conditions[‡]

			MIN	NOM	MAX	UNIT
V _{CC}	Digital logic supply voltage (Core)		1.81		2.05	V
V _{CCIO}	Digital logic supply voltage (I/O)		3	3.3	3.6	V
V _{CCAD}	MibADC supply voltage		3	3.3	3.6	V
V _{CCP}	Flash pump supply voltage		3	3.3	3.6	V
V _{SS}	Digital logic supply ground			0		V
V _{SSAD}	MibADC supply ground		- 0.1		0.1	V
		A version	- 40		85	°C
T_A	Operating free-air temperature	T version	- 40		105	°C
		Q version	- 40		125	°C
TJ	Operating junction temperature		- 40		150	°C

 $[\]ddagger$ All voltages are with respect to VSS, except VCCAD, which is with respect to VSSAD.

NOTE 1: All voltage values are with respect to their associated grounds.

electrical characteristics over recommended operating free-air temperature range, Q version (unless otherwise noted)[†]

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V _{hys}	Input hysteresis			0.15		V
V _{IL}	Low-level input voltage	All inputs [‡] except OSCIN		- 0.3	0.8	٧
		OSCIN only		- 0.3	0.35 V _{CC}	
V _{IH}	High-level input voltage	All inputs except OSCIN		2	V _{CCIO} + 0.3	٧
		OSCIN only		0.65 V _{CC}	V _{CC} + 0.3	
V_{th}	Input threshold voltage	AWD only		1.35	1.8	V
RDS _{ON}	Drain to source on resistance	AWD only [§]	V _{OL} = 0.35V @ I _{OL} = 8mA		45	Ω
V	Landard and and and and	1	$I_{OL} = I_{OL} MAX$		0.2 V _{CCIO}	V
VoL Low-level output voltage			I _{OL} = 50 μA		0.2	V
V		T .	I _{OH} = I _{OH} MIN	0.8 V _{CCIO}		V
V _{OH}	High-level output voltage	П	I _{OH} = 50 μA	V _{CCIO} - 0.2		V
I _{IC}	Input clamp current (I/O p	pins)#	$V_{I} < V_{SSIO} - 0.3 \text{ or } V_{I} > V_{CCIO} + 0.3$	-2	2	mA
		I _{IL} Pulldown	$V_I = V_{SS}$	-1	1	
		I _{IH} Pulldown	$V_I = V_{CCIO}$	5	40	
I _I	Input current (I/O pins)	I _{IL} Pullup	$V_I = V_{SS}$	-40	-5	μΑ
		I _{IH} Pullup	$V_I = V_{CCIO}$	-1	1	
		All other pins	No pullup or pulldown	-1	1	
		CLKOUT, AWD, TDO			8	
I _{OL}	Low-level output current	RST, SPInCLK, SPInSOMI, SPInSIMO	V _{OL} = V _{OL} MAX		4	mA
		All other output pins			2	
		CLKOUT,TDO		-8		
I _{OH}	High-level output current	RST, SPInCLK, SPInSOMI, SPInSIMO	V _{OH} = V _{OH} MIN	-4		mA
	All other output pins except RST			-2		

[†] Source currents (out of the device) are negative while sink currents (into the device) are positive.



[‡] This does not apply to the PORRST pin. For PORRST exceptions, see the RST and PORRST timings section on page 34.

[§] These values help to determine the external RC network circuit. For more details, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

 $[\]P$ V_{OL} and V_{OH} are linear with respect to the amount of load current (I_{OL}/I_{OH}) applied.

[#] Parameter does not apply to input-only or output-only pins.

The 2 mA buffers on this device are called zero-dominant buffers. If two of these buffers are shorted together and one is outputting a low level and the other is outputting a high level, the resulting value will always be low.

[☆]For Flash pumps/banks in sleep mode.

 $[\]Box$ I/O pins configured as inputs or outputs with no load. All pulldown inputs \leq 0.2 V. All pullup inputs \geq V_{CCIO} - 0.2 V.

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

electrical characteristics over recommended operating free-air temperature range, Q version (unless otherwise noted) (continued)[†]

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V _{CC} Digital supply current (operating mode)	SYSCLK = 60 MHz , ICLK = 20 MHz , $V_{CC} = 2.05 \text{ V}$			125	mA
I _{CC}	VCC Digital supply current (operating mode)	SYSCLK = 24 MHz, ICLK = 12 MHz, V_{CC} = 2.05 V			85	mA
	V _{CC} Digital supply current (standby mode) [★]	OSCIN = 6 MHz, V _{CC} = 2.05 V			4.0	mA
	V _{CC} Digital supply current (halt mode)*	All frequencies, V _{CC} = 2.05 V			2.0	mA
	V _{CCIO} Digital supply current (operating mode)	No DC load, V _{CCIO} = 3.6 V [□]			10	mA
I _{CCIO}	V _{CCIO} Digital supply current (standby mode)	No DC load, V _{CCIO} = 3.6 V [□]			300	μА
	V _{CCIO} Digital supply current (halt mode)	No DC load, V _{CCIO} = 3.6 V [□]			300	μΑ
	V _{CCAD} supply current (operating mode)	All frequencies, V _{CCAD} = 3.6 V			15	mA
I _{CCAD}	V _{CCAD} supply current (standby mode)	All frequencies, V _{CCAD} = 3.6 V			20	μΑ
	V _{CCAD} supply current (halt mode)	All frequencies, V _{CCAD} = 3.6 V			20	μΑ
		V _{CCP} = 3.6 V read operation			55	mA
l.		V _{CCP} = 3.6 V program and erase			70	mA
I _{CCP}	V _{CCP} pump supply current	V _{CCP} = 3.6 V standby mode operation*			20	μА
		V _{CCP} = 3.6 V halt mode operation [★]			20	μА
C _I	Input capacitance			2		pF
C _O	Output capacitance			3		pF

[†] Source currents (out of the device) are negative while sink currents (into the device) are positive.



[‡]This does not apply to the PORRST pin. For PORRST exceptions, see the RST and PORRST timings section on page 34.

[§] These values help to determine the external RC network circuit. For more details, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

 $[\]P V_{OL}$ and V_{OH} are linear with respect to the amount of load current (I_{OL}/I_{OH}) applied.


[#] Parameter does not apply to input-only or output-only pins.

The 2 mA buffers on this device are called zero-dominant buffers. If two of these buffers are shorted together and one is outputting a low level and the other is outputting a high level, the resulting value will always be low.

[☆]For Flash pumps/banks in sleep mode.

 $[\]Box$ I/O pins configured as inputs or outputs with no load. All pulldown inputs \leq 0.2 V. All pullup inputs \geq V_{CCIO} - 0.2 V.

PARAMETER MEASUREMENT INFORMATION



Where: I_{OL} = I_{OL} MAX for the respective pin (see Note A) I_{OH} = I_{OH} MIN for the respective pin (see Note A)

 $V_{LOAD} = 1.5 V$

C_L = 150-pF typical load-circuit capacitance (see Note B)

NOTES: A. For these values, see the electrical characteristics over recommended operating free-air temperature range table.

B. All timing parameters measured using an external load capacitance of 150 pF unless otherwise noted.

Figure 3. Test Load Circuit

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

CM	Compaction, CMPCT	RD	Read
CO	CLKOUT	RST	Reset, RST
ER	Erase	RX	SCInRX
ICLK	Interface clock	S	Slave mode
M	Master mode	SCC	SCInCLK
OSC, OSCI	OSCIN	SIMO	SPInSIMO
OSCO	OSCOUT	SOMI	SPInSOMI
Р	Program, PROG	SPC	SPInCLK
R	Ready	SYS	System clock
R0	Read margin 0, RDMRGN0	TX	SCInTX
R1	Read margin 1, RDMRGN1		

Lowercase subscripts and their meanings are:

а	access time	r	rise time
С	cycle time (period)	su	setup time
d	delay time	t	transition time
f	fall time	V	valid time

h hold time w pulse duration (width)


The following additional letters are used with these meanings:

Н	High	X	Unknown, changing, or don't care level
L	Low	Z	High impedance
V	Valid		

external reference resonator/crystal oscillator clock option

The oscillator is enabled by connecting the appropriate fundamental 4–20 MHz resonator/crystal and load capacitors across the external OSCIN and OSCOUT pins as shown in Figure 4a. The oscillator is a single-stage inverter held in bias by an integrated bias resistor. This resistor is disabled during leakage test measurement and HALT mode. **TI strongly encourages each customer to submit samples of the device to the resonator/crystal vendors for validation.** The vendors are equipped to determine what load capacitors will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.

An external oscillator source can be used by connecting a 1.8V clock signal to the OSCIN pin and leaving the OSCOUT pin unconnected (open) as shown in Figure 4b.



NOTE A: The values of C1 and C2 should be provided by the resonator/crystal vendor.

Figure 4. Crystal/Clock Connection

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

ZPLL and clock specifications

timing requirements for ZPLL circuits enabled or disabled

		MIN	MAX	UNIT
f _(OSC)	Input clock frequency	4	20	MHz
t _{c(OSC)}	Cycle time, OSCIN	50		ns
t _{w(OSCIL)}	Pulse duration, OSCIN low	15		ns
t _{w(OSCIH)}	Pulse duration, OSCIN high	15		ns
f _(OSCRST)	OSC FAIL frequency [†]		53	kHz

[†] Causes a device reset (specifically a clock reset) by setting the RST OSC FAIL bit (GLBCTRL.15) and the OSC FAIL flag bit (GLBSTAT.1). For more detailed information on these bits and device resets, see the TMS470R1x System Module Reference Guide (literature number SPNU189).

switching characteristics over recommended operating conditions for clocks^{‡§}

	PARAMETER	TEST CONDITIONS [¶]	MIN	MAX	UNIT
f	0	Pipeline mode enabled		60	MHz
[†] (SYS)	System clock frequency#	Pipeline mode disabled		24	MHz
f _(CONFIG)	System clock frequency - Flash config mode			24	MHz
f _(ICLK)	Interface clock frequency			25	MHz
	External clock output fraguency for ECD Module	Pipeline mode enabled		25	MHz
f _(ECLK)	External clock output frequency for ECP Module	Pipeline mode disabled		24	MHz
t	Cycle time, system clock	Pipeline mode enabled	16.7		ns
t _{c(SYS)}	Cycle time, system clock	Pipeline mode disabled	41.6		ns
t _{c(CONFIG)}	Cycle time, system clock - Flash config mode		41.6		ns
t _{c(ICLK)}	Cycle time, interface clock		40		ns
t	Cycle time, ECP module external clock output	Pipeline mode enabled	40		ns
^t c(ECLK)	Cycle time, ECF module external clock output	Pipeline mode disabled	41.6		ns

[‡] When PLLDIS = 0, $f_{(SYS)} = M \times f_{(OSC)} / R$, where M = {4 or 8}, R = {1,2,3,4,5,6,7,8}. R is the system-clock divider determined by the CLKDIVPRE [2:0] bits in the global control register (GLBCTRL.[2:0]) and M is the PLL multiplier determined by the MULT4 bit (GLBCTRL.3). When PLLDIS = 1, $f_{(SYS)} = f_{(OSC)} / R$, where R = {1,2,3,4,5,6,7,8}.

 $f_{(ICLK)} = f_{(SYS)} / X$, where $X = \{1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16\}$. X is the interface clock divider ratio determined by the PCR0.[4:1] bits in the SYS module.

 $[\]S f_{(ECLK)} = f_{(ICLK)} / N$, where N = {1 to 256}. N is the ECP prescale value defined by the ECPCTRL.[7:0] register bits in the ECP module.

[¶] Pipeline mode enabled or disabled is determined by the ENPIPE bit (FMREGOPT.0).

[#] Flash Vread must be set to 5V to achieve maximum System Clock Frequency.

ZPLL and clock specifications (continued)

switching characteristics over recommended operating conditions for external clocks (see Figure 5 and Figure 6)^{†‡§}

NO.		PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
			SYSCLK or MCLK [¶]	$0.5t_{c(SYS)} - t_f$		
1	$t_{w(COL)}$	Pulse duration, CLKOUT low	ICLK, X is even or 1#	$0.5t_{c(ICLK)} - t_{f}$		ns
			ICLK, X is odd and not 1#	$0.5t_{c(ICLK)} + 0.5t_{c(SYS)} - t_{f}$		
			SYSCLK or MCLK [¶]	$0.5t_{c(SYS)} - t_r$		
2	t _{w(COH)}	Pulse duration, CLKOUT high	ICLK, X is even or 1#	0.5t _{c(ICLK)} - t _r		ns
			ICLK, X is odd and not 1#	$0.5t_{c(ICLK)} - 0.5t_{c(SYS)} - t_r$		
			N is even and X is even or odd	$0.5t_{c(ECLK)} - t_{f}$		
3	$t_{w(EOL)}$	Pulse duration, ECLK low	N is odd and X is even	$0.5t_{c(ECLK)} - t_{f}$		ns
			N is odd and X is odd and not 1	$0.5t_{\text{c(ECLK)}} + 0.5t_{\text{c(SYS)}} - t_{\text{f}}$		
			N is even and X is even or odd	$0.5t_{c(ECLK)} - t_r$		
4	$t_{w(EOH)}$	Pulse duration, ECLK high	N is odd and X is even	$0.5t_{c(ECLK)} - t_r$		ns
			N is odd and X is odd and not 1	$0.5t_{c(ECLK)} - 0.5t_{c(SYS)} - t_r$		

[†] X = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16}. X is the interface clock divider ratio determined by the PCR0.[4:1] bits in the SYS module.

[#] Clock source bits selected as ICLK (CLKCNTL.[6:5] = 01 binary).




Figure 5. CLKOUT Timing Diagram



Figure 6. ECLK Timing Diagram

[‡] N = {1 to 256}. N is the ECP prescale value defined by the ECPCTRL.[7:0] register bits in the ECP module.

[§] CLKOUT/ECLK pulse durations (low/high) are a function of the OSCIN pulse durations when PLLDIS is active.

[¶] Clock source bits selected as either SYSCLK (CLKCNTL.[6:5] = 11 binary) or MCLK (CLKCNTL.[6:5] = 10 binary).

RST and PORRST timings

timing requirements for PORRST[†] (see Figure 7)

NO.			MIN	MAX	UNIT
	V _{CCPORL}	V _{CC} low supply level when PORRST must be active during power up		0.6	V
	V _{CCPORH}	V _{CC} high supply level when PORRST must remain active during power up and become active during power down	1.5		V
	V _{CCIOPORL}	V _{CCIO} low supply level when PORRST must be active during power up		1.1	V
	V _{CCIOPORH}	V _{CCIO} high supply level when PORRST must remain active during power up and become active during power down		2.75	V
	V _{IL}	Low-level input voltage after V _{CCIO} > V _{CCIOPORH}	(0.2 V _{CCIO}	V
	V _{IL(PORRST)}	Low-level input voltage of PORRST before V _{CCIO} > V _{CCIOPORL}		0.5	V
3	t _{su(PORRST)r}	Setup time, PORRST active before V _{CCIO} > V _{CCIOPORL} during power up	0		ms
5	t _{su(VCCIO)r}	Setup time, $V_{CCIOPORL}$ before $V_{CC} > V_{CCPORL}$	0		ms
6	t _{h(PORRST)r}	Hold time, PORRST active after V _{CC} > V _{CCPORH}	1		ms
7	t _{su(PORRST)f}	Setup time, $\overline{\text{PORRST}}$ active before $V_{CC} \le V_{CCPORH}$ during power down	8		μS
8	t _{h(PORRST)rio}	Hold time, PORRST active after V _{CC} > V _{CCIOPORH}	1		ms
9	t _{h(PORRST)d}	Hold time, PORRST active after V _{CC} < V _{CCPORL}	0		ms
10	t _{su(PORRST)fio}	Setup time, PORRST active before V _{CC} ≤ V _{CCIOPORH} during power down	0		ns
11	t _{su(VCCIO)f}	Setup time, V _{CC} < V _{CCPORE} before V _{CCIO} < V _{CCIOPORL}	0		ns

[†] When the V_{CC} timing requirements for PORRST are satisfied, there are no timing requirements for V_{CCP}.




Figure 7. PORRST Timing Diagram

switching characteristics over recommended operating conditions for RST[‡]

PARAMETER		MIN	MAX	UNIT
t	Valid time, RST active after PORRST inactive	4112t _{c(OSC)}		20
^t v(RST)	Valid time, RST active (all others)	8t _{c(SYS)}		ns
t _{fsu}	Flash start up time, from RST inactive to fetch of first instruction from Flash (Flash pump stabilization time)	716t _{c(OSC)}		ns

[‡] Specified values do NOT include rise/fall times. For rise and fall timings, see the switching characteristics for output timings versus load capacitance table.



SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

JTAG scan interface timing (JTAG clock specification 10-MHz and 50-pF load on TDO output)

NO.			MIN	MAX	UNIT
1	t _{c(JTAG)}	Cycle time, JTAG low and high period	50		ns
2	t _{su(TDI/TMS} - TCKr)	Setup time, TDI, TMS before TCK rise (TCKr)	15		ns
3	t _{h(TCKr} -TDI/TMS)	Hold time, TDI, TMS after TCKr	15		ns
4	t _{h(TCKf} -TDO)	Hold time, TDO after TCKf	10		ns
5	t _{d(TCKf} -TDO)	Delay time, TDO valid after TCK fall (TCKf)		45	ns




Figure 8. JTAG Scan Timing

output timings

switching characteristics for output timings versus load capacitance (C_L) (see Figure 9)

PARAMETER				MAX	X UNIT
t _r	Rise time, CLKOUT, AWD, TDO	C _L = 15 pF	0.5	2.50	
		C _L = 50 pF	1.5	5	ns
		C _L = 100 pF	3	9	
		C _L = 150 pF	4.5	12.5	
	Fall time, CLKOUT, AWD, TDO	C _L = 15 pF	0.5	2.5	ns
t.		$C_L = 50 \text{ pF}$	1.5	5	
t _f		C _L = 100 pF	3	9	
1		C _L = 150 pF	4.5	12.5	
	Rise time, SPInCLK, SPInSOMI, SPInSIMO [†]	C _L = 15 pF	2.5	8	ns
+		$C_L = 50 \text{ pF}$	5	14	
t _r		C _L = 100 pF	9	23	
		C _L = 150 pF	13	32	
	Fall time, RST, SPInCLK, SPInSOMI, SPInSIMO†	C _L = 15 pF	2.5	8	ns
t.		C _L = 50 pF	5	14	
t _f		C _L = 100 pF	9	23	
		C _L = 150 pF	13	32	
	Rise time, all other output pins	C _L = 15 pF	2.5	12	ns
t		$C_L = 50 \text{ pF}$	6.0	28	
t _r		C _L = 100 pF	12	50	
		C _L = 150 pF	18	73	
	Fall time, all other output pins	C _L = 15 pF	3	12	ns ns
t.		$C_L = 50 \text{ pF}$	8.5	28	
t _f		C _L = 100 pF	16	50	
		C _L = 150 pF	23	73	

† n = 1 - 3




Figure 9. CMOS-Level Outputs

input timings

timing requirements for input timings[†] (see Figure 10)

		MIN	MAX	UNIT
t _{pw}	Input minimum pulse width	t _{c(ICLK)} + 10		ns

 $[\]dagger t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$




Figure 10. CMOS-Level Inputs Flash Timings

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

Flash timings

timing requirements for program Flash[‡]

		MIN	TYP	MAX	UNIT
t _{prog(16-bit)}	Half word (16-bit) programming time	4	16	200	μS
t _{prog(Total)}	512K-byte programming time [‡]		4	15	S
t _{erase(sector)}	Sector erase time		2	15	S
t _{wec}	Write/erase cycles at T _A = 125°C			100	cycles
$t_{fp(\overline{RST})}$	Flash pump settling time from RST to SLEEP	1-	43t _{c(SYS)}		ns
t _{fp(SLEEP)}	Initial Flash pump settling time from SLEEP to STANDBY	1-	43t _{c(SYS)}		ns
$t_{fp(STDBY)}$	Initial Flash pump settling time from STANDBY to ACTIVE		72t _{c(SYS)}		ns

[†] For more detailed information on the Flash core sectors, see the Flash program and erase section of this data sheet.

[‡] The 512K-byte programming times include overhead of state machine.

SPIn master mode timing parameters

SPIn master mode external timing parameters (CLOCK PHASE = 0, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input) $^{\dagger \pm \S}$ (see Figure 11)

NO.			MIN	MAX	UNIT
1	t _{c(SPC)M}	Cycle time, SPInCLK ¶	100	256t _{c(ICLK)}	ns
2#	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	no
2"	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - t_f$	0.5t _{c(SPC)M} + 5	ns
3#	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)M} - t_f$	0.5t _{c(SPC)M} + 5	no
3"	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	ns
4#	t _{d(SPCH-SIMO)M}	Delay time, SPInCLK high to SPInSIMO valid (clock polarity = 0)		10	ns
4"	t _{d(SPCL-SIMO)M}	Delay time, SPInCLK low to SPInSIMO valid (clock polarity = 1)		10	115
5#	t _{v(SPCL-SIMO)M}	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 0)	$t_{c(SPC)M} - 5 - t_f$		ns
5"	t _{v(SPCH-SIMO)M}	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 1)	$t_{c(SPC)M} - 5 - t_r$		115
6#	t _{su(SOMI-SPCL)M}	Setup time, SPInSOMI before SPInCLK low (clock polarity = 0)	6		ns
6"	t _{su(SOMI-SPCH)M}	Setup time, SPInSOMI before SPInCLK high (clock polarity = 1)	6		115
7#	t _{v(SPCL-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 0)	4		ns
'"	t _{v(SPCH-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 1)	4		113

[†] The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.

 $[\]ddagger t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

[¶] When the SPI is in Master mode, the following must be true:

For PS values from 1 to 255: $t_{c(SPC)M} \ge (P\tilde{S} + 1)t_{c(ICLK)} \ge 100$ ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits. For PS values of 0: $t_{c(SPC)M} = 2t_{c(ICLK)} \ge 100$ ns.

[#] The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

SPIn master mode timing parameters (continued)




Figure 11. SPIn Master Mode External Timing (CLOCK PHASE = 0)

SPIn master mode timing parameters (continued)

SPIn master mode external timing parameters (CLOCK PHASE = 1, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input) $^{\dagger \pm \S}$ (see Figure 12)

NO.			MIN	MAX	UNIT
1	t _{c(SPC)M}	Cycle time, SPInCLK ¶	100	256t _{c(ICLK)}	ns
2#	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{C(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	no
2"	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{C(SPC)M} - t_f$	0.5t _{c(SPC)M} + 5	ns
3#	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{C(SPC)M} - t_f$	$0.5t_{C(SPC)M} + 5$	no
3"	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{C(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	ns
4#	t _{v(SIMO-SPCH)M}	Valid time, SPInCLK high after SPInSIMO data valid (clock polarity = 0)	0.5t _{c(SPC)M} - 15		20
4"	t _{v(SIMO-SPCL)M}	Valid time, SPInCLK low after SPInSIMO data valid (clock polarity = 1)	0.5t _{c(SPC)M} - 15		ns
5 [#]	t _{v(SPCH-SIMO)M}	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - 5 - t_r$		ns
5"	t _{v(SPCL-SIMO)M}	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	$0.5t_{\text{c(SPC)M}} - 5 - t_{\text{f}}$		115
6#	t _{su(SOMI-SPCH)M}	Setup time, SPInSOMI before SPInCLK high (clock polarity = 0)	6		ns
6"	t _{su(SOMI-SPCL)M}	Setup time, SPInSOMI before SPInCLK low (clock polarity = 1)	6		115
7#	t _{v(SPCH-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	4		ns
'"	t _{v(SPCL-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	4		113

 $[\]dagger$ The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is set.

For PS values from 1 to 255: $t_{c(SPC)M} \geq (PS + 1) \\ t_{c(ICLK)} \geq 100 \text{ ns, where PS is the prescale value set in the SPInCTL1.} \\ [12:5] \text{ register bits.}$

For PS values of 0: $t_{c(SPC)M} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$

#The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

 $[\]ddagger t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

[¶] When the SPI is in Master mode, the following must be true:

SPIn master mode timing parameters (continued)




Figure 12. SPIn Master Mode External Timing (CLOCK PHASE = 1)

SPIn slave mode timing parameters

SPIn slave mode external timing parameters (CLOCK PHASE = 0, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output) $^{\dagger \pm \$ \parallel}$ (see Figure 13)

NO.			MIN	MAX	UNIT
1	t _{c(SPC)S}	Cycle time, SPInCLK [#]	100	256t _{c(ICLK)}	ns
2	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns
2"	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	115
3	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns
3"	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	
4	t _{d(SPCH-SOMI)S}	Delay time, SPInCLK high to SPInSOMI valid (clock polarity = 0)		6 + t _r	ns
4"	t _{d(SPCL-SOMI)S}	Delay time, SPInCLK low to SPInSOMI valid (clock polarity = 1)		6 + t _f	113
5	t _{v(SPCH-SOMI)S}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity =0)	$t_{c(SPC)S} - 6 - t_r$		ns
ə"	t _{v(SPCL-SOMI)S}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity =1)	$t_{c(SPC)S} - 6 - t_f$		
6	t _{su(SIMO-SPCL)S}	Setup time, SPInSIMO before SPInCLK low (clock polarity = 0)	6		ns
6"	t _{su(SIMO-SPCH)S}	Setup time, SPInSIMO before SPInCLK high (clock polarity = 1)	6		
7	t _{v(SPCL-SIMO)S}	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 0)	6		ns
/"	t _{v(SPCH-SIMO)S}	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 1)	6		113

[†]The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.

For PS values from 1 to 255: $t_{c(SPC)S} \geq (PS+1)t_{c(ICLK)} \geq 100 \text{ ns, where PS is the prescale value set in the SPInCTL1.} \\ [12:5] \text{ register bits.}$

For PS values of 0: $t_{\text{c(SPC)S}} = 2t_{\text{c(ICLK)}} \geq 100 \text{ ns}.$

 $[\]ddagger$ If the SPI is in slave mode, the following must be true: $t_{c(SPC)S} \ge (PS + 1) \ t_{c(ICLK)}$, where PS = prescale value set in SPInCTL1.[12:5].

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

[¶] $t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$

[#]When the SPIn is in Slave mode, the following must be true:

The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

SPIn slave mode timing parameters (continued)




Figure 13. SPIn Slave Mode External Timing (CLOCK PHASE = 0)

SPIn slave mode timing parameters (continued)

SPIn slave mode external timing parameters (CLOCK PHASE = 1, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output) $^{\dagger \pm \S 1}$ (see Figure 14)

NO.			MIN	MAX	UNIT
1	t _{c(SPC)S}	Cycle time, SPInCLK#	100	256t _{c(ICLK)}	ns
2	t _{w(SPCH)} S	Pulse duration, SPInCLK high (clock polarity = 0)	0.5t _{c(SPC)S} -0.25t _{c(ICLK)}	0.5t _{c(SPC)S} + 0.25t _{c(ICLK)}	ns
2"	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S}$ $-0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	115
3	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)S}$ $-0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns
3"	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S}$ $-0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	113
4	t _{v(SOMI-SPCH)S}	Valid time, SPInSOMI data valid before SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)S} - 6 - t_r$		ns
4"	t _{v(SOMI-SPCL)S}	Valid time, SPInSOMI data valid before SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S} - 6 - t_f$		115
5	t _{v(SPCH-SOMI)S}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity =0)	$0.5t_{c(SPC)S} - 6 - t_r$		nc
5"	t _{v(SPCL-SOMI)S}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity =1)	$0.5t_{c(SPC)S} - 6 - t_f$		- ns
6	t _{su(SIMO-SPCH)S}	Setup time, SPInSIMO before SPInCLK high (clock polarity = 0)	6		nc
6"	t _{su(SIMO-SPCL)S}	Setup time, SPInSIMO before SPInCLK low (clock polarity = 1)	6		- ns
7	t _{v(SPCH-SIMO)S}	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0)	6		nc
	t _{v(SPCL-SIMO)S}	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	6		ns

[†]The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is set.

For PS values from 1 to 255: $t_{c(SPC)S} \geq (PS+1)t_{c(ICLK)} \geq 100 \text{ ns, where PS is the prescale value set in the SPInCTL1.} \text{ [12:5] register bits.}$

For PS values of 0: $t_{c(SPC)S} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$

 $[\]ddagger \text{If the SPI is in slave mode, the following must be true: } t_{c(SPC)S} \geq (PS + 1) \ t_{c(ICLK)}, \text{ where PS = prescale value set in SPInCTL1.[12:5]}.$

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

 $[\]P t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$

[#]When the SPIn is in Slave mode, the following must be true:

The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

SPIn slave mode timing parameters (continued)




Figure 14. SPIn Slave Mode External Timing (CLOCK PHASE = 1)


SCIn isosynchronous mode timings — internal clock

timing requirements for internal clock SCIn isosynchronous mode^{†‡§} (see Figure 15)

NO.			(BAUI IS EVEN OF	,	(BAUD IS ODD AND	,	UNIT
			MIN	MAX	MIN	MAX	
1	t _{c(SCC)}	Cycle time, SCInCLK	2t _{c(ICLK)}	$2^{24}t_{c(ICLK)}$	3t _{c(ICLK)}	(2 ²⁴ –1) t _{c(ICLK)}	ns
2	t _{w(SCCL)}	Pulse duration, SCInCLK low	$0.5t_{c(SCC)} - t_f$	0.5t _{c(SCC)} + 5	$0.5t_{c(SCC)} + 0.5t_{c(ICLK)} - t_f$	$0.5t_{c(SCC)} + 0.5t_{c(ICLK)}$	ns
3	t _{w(SCCH)}	Pulse duration, SCInCLK high	$0.5t_{c(SCC)} - t_r$	0.5t _{c(SCC)} + 5	$0.5t_{c(SCC)}$ $-0.5t_{c(ICLK)}$ $-t_r$	$0.5t_{c(SCC)} - 0.5t_{c(ICLK)}$	ns
4	t _{d(SCCH-TXV)}	Delay time, SCInCLK high to SCInTX valid		10		10	ns
5	t _{v(TX)}	Valid time, SCInTX data after SCInCLK low	t _{c(SCC)} - 10		t _{c(SCC)} - 10		ns
6	t _{su(RX-SCCL)}	Setup time, SCInRX before SCInCLK low	$t_{c(ICLK)} + t_f + 20$		$t_{c(ICLK)} + t_f + 20$		ns
7	t _{v(SCCL-RX)}	Valid time, SCInRX data after SCInCLK low	- t _{c(ICLK)} + t _f + 20		- t _{c(ICLK)} + t _f + 20		ns

[†]BAUD = 24-bit concatenated value formed by the SCI[H,M,L]BAUD registers.

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.



NOTE A: Data transmission/reception characteristics for isosynchronous mode with internal clocking are similar to the asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception on the SCICLK falling edge.

Figure 15. SCIn Isosynchronous Mode Timing Diagram for Internal Clock

 $[\]ddagger t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$


SCIn isosynchronous mode timings — external clock

timing requirements for external clock SCIn isosynchronous mode^{†‡} (see Figure 16)

NO.			MIN	MAX	UNIT
1	t _{c(SCC)}	Cycle time, SCInCLK [§]	8t _{c(ICLK)}	_	ns
2	t _{w(SCCH)}	Pulse duration, SCInCLK high	$0.5t_{c(SCC)} - 0.25t_{c(ICLK)}$	$0.5t_{c(SCC)} + 0.25t_{c(ICLK)}$	ns
3	t _{w(SCCL)}	Pulse duration, SCInCLK low	$0.5t_{c(SCC)} - 0.25t_{c(ICLK)}$	$0.5t_{c(SCC)} + 0.25t_{c(ICLK)}$	ns
4	t _{d(SCCH-TXV)}	Delay time, SCInCLK high to SCInTX valid		$2t_{c(ICLK)} + 12 + t_r$	ns
5	t _{v(TX)}	Valid time, SCInTX data after SCInCLK low	2t _{c(SCC)} -10		ns
6	t _{su(RX-SCCL)}	Setup time, SCInRX before SCInCLK low	0		ns
7	t _{v(SCCL-RX)}	Valid time, SCInRX data after SCInCLK low	2t _{c(ICLK)} + 10		ns

 $[\]dagger t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$

[§] When driving an external SCInCLK, the following must be true: $t_{c(SCC)} \ge 8t_{c(ICLK)}$



NOTE A: Data transmission/reception characteristics for isosynchronous mode with external clocking are similar to the asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception on the SCICLK falling edge.

Figure 16. SCIn Isosynchronous Mode Timing Diagram for External Clock

[‡] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

high-end timer (HET) timings

minimum PWM output pulse width:

This is equal to one High Resolution Clock Period (HRP). The HRP is defined by the 6-bit High Resolution Prescale Factor (hr) which is user defined, giving prescale factors of 1 to 64, with a linear increment of codes.

Therefore, the minimum PWM output pulse width = HRP(min) = hr(min)/SYSCLK = 1/SYSCLK

For example, for a SYSCLK of 30 MHz, the minimum PWM output pulse width = 1/30 = 33.33ns

minimum input pulses we can capture:

The input pulse width must be greater or equal to the Low Resolution Clock Period (LRP), i.e., the HET loop (the HET program must fit within the LRP). The LRP is defined by the 3-bit Loop-Resolution Prescale Factor (Ir), which is user defined, with a power of 2 increment of codes. That is, the value of Ir can be 1, 2, 4, 8, 16, or 32.

Therefore, the minimum input pulse width = LRP(min) = hr(min) * Ir(min)/SYSCLK = 1 * 1/SYSCLK

For example, with a SYSCLK of 30 MHz, the minimum input pulse width = 1 * 1/30 = 33.33 ns

Note: Once the input pulse width is greater than LRP, the resolution of the measurement is still HRP. (That is, the captured value gives the number of HRP clocks inside the pulse.)

Abbreviations:

High resolution clock period = HRP = hr/SYSCLK

Loop resolution clock period = LRP = hr*Ir/SYSCLK

hr = HET high resolution divide rate = 1, 2, 3,...63, 64

Ir = HET low resolution divide rate = 1, 2, 4, 8, 16, 32

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

high-end CAN controller (HECCn) mode timings

dynamic characteristics for the CANnHTX and CANnHRX pins

	PARAMETER		MAX	UNIT
t _d (CANnHTX)	Delay time, transmit shift register to CANnHTX pin [†]		15	ns
t _d (CANnHRX)	Delay time, CANnHRX pin to receive shift register		5	ns

[†]These values do not include rise/fall times of the output buffer.

SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

multi-buffered A-to-D converter (MibADC)

The multi-buffered A-to-D converter (MibADC) has a separate power bus for its analog circuitry that enhances the A-to-D performance by preventing digital switching noise on the logic circuitry which could be present on V_{SS} and V_{CC} from coupling into the A-to-D analog stage. All A-to-D specifications are given with respect to AD_{REFLO} unless otherwise noted.

MibADC recommended operating conditions[†]

		MIN	MAX	UNIT
AD _{REFHI}	A-to-D high-voltage reference source	V _{SSAD}	V_{CCAD}	V
AD _{REFLO}	A-to-D low-voltage reference source	V _{SSAD}	V_{CCAD}	V
V_{AI}	Analog input voltage	V _{SSAD} - 0.3	$V_{CCAD} + 0.3$	V
I _{AIC}	Analog input clamp current [‡] $(V_{AI} < V_{SSAD} - 0.3 \text{ or } V_{AI} > V_{CCAD} + 0.3)$	- 2	2	mA

 $[\]dagger$ For V_{CCAD} and V_{SSAD} recommended operating conditions, see the "device recommended operating conditions" table.

operating characteristics over full ranges of recommended operating conditions§¶

PARAMETER		DESCRIPTION/CONDITIONS		MIN	TYP	MAX	UNIT
R _i	Analog input resistance	See Figure 17			250	500	Ω
C _i	Analog input capacitance	See Figure 17	Conversion			10	pF
5	Analog input capacitance	See Figure 17	Sampling			30	pF
I _{AIL}	Analog input leakage current	See Figure 17		-1		1	μΑ
I _{ADREFHI}	AD _{REFHI} input current	AD _{REFHI} = 3.6 V, AD _{REFLO} = V _{SSAD}				5	mA
CR	Conversion range over which specified accuracy is maintained	AD _{REFHI} – AD _{REFLO}		3		3.6	V
E _{DNL}	Differential nonlinearity error	Difference between the actual step w ideal value after offset correction. (See				±1.5	LSB
E _{INL}	Integral nonlinearity error	Maximum deviation from the best straight line through the MibADC. MibADC transfer characteristics, excluding the quantization error after offset correction. (See Figure 19)				±2	LSB
E _{TOT}	Total error/Absolute accuracy	Maximum value of the difference betw value and the ideal midstep value. (See Figure 20)	een an analog			±2	LSB

 $V_{CCIO} = V_{CCAD} = AD_{REFHI}$

¶ 1 LSB = $(AD_{REFHI} - AD_{REFLO})/2^{10}$ for the MibADC



[‡] Input currents into any ADC input channel outside the specified limits could affect conversion results of other channels.

multi-buffered A-to-D converter (MibADC) (continued)




Figure 17. MibADC Input Equivalent Circuit

Multi-Buffer ADC timing requirements

		MIN	MAX	UNIT
t _{c(ADCLK)}	Cycle time, MibADC clock	0.05		μS
t _{d(SH)}	Delay time, sample and hold time	1		μS
t _{d(C)}	Delay time, conversion time	0.55		μS
t _{d(SHC)} †	Delay time, total sample/hold and conversion time	1.55		μS

[†] This is the minimum sample/hold and conversion time that can be achieved. These parameters are dependent on many factors for more detail, see the TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206).

multi-buffered A-to-D converter (MibADC) (continued)

The differential nonlinearity error shown in Figure 18 (sometimes referred to as differential linearity) is the difference between an actual step width and the ideal value of 1 LSB.




Figure 18. Differential Nonlinearity (DNL)

The integral nonlinearity error shown in Figure 19 (sometimes referred to as linearity error) is the deviation of the values on the actual transfer function from a straight line.




Figure 19. Integral Nonlinearity (INL) Error

multi-buffer A-to-D converter (MibADC) (continued)

The absolute accuracy or total error of an MibADC as shown in Figure 20 is the maximum value of the difference between an analog value and the ideal midstep value.





Figure 20. Absolute Accuracy (Total) Error



MECHANICAL DATA

PGE (S-PQFP-G144)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

Thermal Resistance Characteristics

PARAMETER	°C/W
R_{\ThetaJA}	43
R_{\ThetaJC}	6.5



SPNS086A - AUGUST 2003 - REVISED NOVEMBER 2004

List of Figures

TMS470R1VF45AA 144-Pin PGE Package (TOP VIEW)

Functional	Block	Diagram

Figure 1	. \	lemor\	/ Map

Figure 2. TMS470R1x Family Nomenclature

Figure 3. Test Load Circuit

Figure 4. Crystal/Clock Connection
Figure 5. CLKOUT Timing Diagram
Figure 6. ECLK Timing Diagram
Figure 7. PORRST Timing Diagram

Figure 8. JTAG Scan Timing

Figure 9. CMOS-Level Outputs

Figure 10. CMOS-Level Inputs Flash Timings

Figure 11. SPIn Master Mode External Timing (CLOCK PHASE = 0)
Figure 12. SPIn Master Mode External Timing (CLOCK PHASE = 1)

SPIN Master Mode External Timing (CLOCK PHASE = 1)

Figure 13. SPIn Slave Mode External Timing (CLOCK PHASE = 0)
Figure 14. SPIn Slave Mode External Timing (CLOCK PHASE = 1)

Figure 15. SCIn Isosynchronous Mode Timing Diagram for Internal Clock

Figure 16. SCIn Isosynchronous Mode Timing Diagram for External Clock

Figure 17. MibADC Input Equivalent Circuit

Figure 18. Differential Nonlinearity (DNL)

Figure 19. Integral Nonlinearity (INL) Error

Figure 20. Absolute Accuracy (Total) Error

Mechanical Data



SPNS086A - AUGUST 2003 - REVISED NOVMEBER 2004

List of Tables

<u> [able 1.</u>	Device Characteristics
<u> Table 2.</u>	Memory Selection Assignment
<u> Table 3.</u>	VF45AA Flash Memory Banks and Sectors
<u> Table 4.</u>	VF45AA Peripherals, System Module, and Flash Base Addresses
<u> Table 5.</u>	DMA Request Lines Connections
<u> Table 6.</u>	Interrupt Priority (IEM and CIM)
<u> Table 7.</u>	MibADC Event Hookup Configuration
<u> Table 8.</u>	TMS470 Device ID Bit Allocation Register
Table 9	Device Part Numbers†

TMS470R1VF45AA 16/32-BIT RISC FLASH MICROCONTROLLER REVISION HISTORY

REVISION HISTORY

REV	DATE	NOTES
Α	11/04	Updates: Page 1, "JTAG Boundary-Scan Logic" changed to "JTAG Test-Access Port" Page 1, footnote changed to clarify that boundary scan architecture is not supported on this device Page 13, flash protection keys identified as being in the last four words of the first 16K sector Page 22, documentation support section added Page 25, device part numbers for TMS470R1VF45AC and TMS470R1VF45AE added to table Page 26, footnote modified to indicate that V _{CCAD} voltage is with respect to V _{SSAD} Page 27, separate V _{IL} and V _{IH} values added for OSCIN Page 28, operating I _{CC} at 60MHz changed from 115 mA to 125 mA Page 33, test condition where N is odd and X is even added to parameters #3 and #4 Page 34, t _{fsu} added to the switching characteristics over recommended operating conditions for RST Page 38, t _{fp} (RST), t _{fp} (SLEEP), and t _{fp} (STDBY) added to the timing requirements for program Flash Page 39 - 41, SPI timing parameters #6 and #7 (minimum values) updated Page 43, SPI timing parameters #4 (maximum value) and #5-7 (minimum value) updated Page 45, SPI timing parameters #5-7 (minimum value) updated



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and application s using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different form or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

ProductsAmplifiers

Data Converters DSP Interface Logic Power Mgmt Microcontrollers amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com

Applications

Audio
Automotive
Broadband
Digital Control
Military
Optical Networking
Security
Telephony
Video & Imaging
Wireless

www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated