 Organization 512K × 16 Bits × 2 Banks 	_	GE PACKAO (TOP VIEW	-
● 3.3-V Power Supply (±10% Tolerance)	_]_
Two Banks for On-Chip Interleaving	Vcc		V _{SS}
(Gapless Accesses)	DQ0	ı	DQ15
 High Bandwidth – Up to 100-MHz Data 	DQ1		DQ14
Rates	V _{SSQ} [V _{SSQ}
 CAS Latency (CL) Programmable to Two or 	DQ2 L DQ3 [DQ13 DQ12
Three Cycles From Column-Address Entry			V _{CCQ}
Burst Sequence Programmable to Serial or	V _{CCQ} [DQ4 [DQ11
Interleave	DQ+ [DQ10
 Burst Length Programmable to 1, 2, 4, 8, or 	V _{SSQ} [V _{SSQ}
Full Page	DQ6		DQ9
Chip Select and Clock Enable for	DQ7		DQ8
Enhanced-System Interfacing	V _{CCQ}	13 38	□ v _{ccq}
 Cycle-by-Cycle DQ-Bus Mask Capability 	DQML [NC
With Upper- and Lower-Byte Control	W	15 36	DQMU
 Auto-Refresh and Self-Refresh Capability 	CAS	16 35	CLK
 4K Refresh (Total for Both Banks) 		17 34	CKE
High-Speed, Low-Noise, Low-Voltage TTL		ı	NC
(LVTTL) Interface	A11	19 32] A9
Power-Down Mode		ı	_ A8
Compatible With JEDEC Standards	, 10 -	1] A7
Pipeline Architecture	,	1] A6
Temperature Ranges:			A5
Operating, 0°C to 70°C] A4
Storage, – 55°C to 150°C	V _{CC} L	25 26	V _{SS}
			_

	SYNCHR CLOCK TIM	CYLE	ACCES CLOC OUT	REFRESH INTERVAL	
	t _{CK3} (CLT = 3)	^t CK2 (CL = 2)	tAC3 (CL = 3)	^t AC2 (CL = 2)	^t REF
'626162A-10	10 ns	15 ns	7 ns	7 ns	64 ms
†CL = CAS la	tency				

description

The TMS626162A is a high-speed 16777216-bit synchronous dynamic random-access memory (SDRAM) device organized as two banks of 524288 words with 16 bits per word.

	PIN NOMENCLATURE							
A[0:10]	Address Inputs							
	A0-A10 Row Addresses							
	A0-A7 Column Addresses							
	A10 Automatic-Precharge Select							
A11	Bank Select							
CAS	Column-Address Strobe							
CKE	Clock Enable							
CLK CS	System Clock							
CS	Chip Select							
DQ[0:15]	SDRAM Data Input/Output							
DQML, DQMU	Data Input/Output Mask Enable							
NC	No Connect							
RAS	Row-Address Strobe							
VCC	Power Supply (3.3-V Typical)							
VCCQ	Power Supply for Output Drivers							
	(3.3-V Typical)							
VSS	Ground							
<u>V</u> ssQ	Ground for Output Drivers							
W	Write Enable							



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




description (continued)

All inputs and outputs of the TMS626162A series are compatible with the LVTTL interface.

The SDRAM employs state-of-the-art technology for high performance, reliability, and low power. All inputs and outputs are synchronized with the CLK input to simplify system design and enhance use with high-speed microprocessors and caches.

The TMS626162A SDRAM is available in a 400-mil, 50-pin surface-mount TSOP package (DGE suffix).

functional block diagram



operation

All inputs to the '626162A SDRAM are latched on the rising edge of the system (synchronous) clock. The outputs, DQ0-DQ15, are also referenced to the rising edge of CLK. The '626162A has two banks that are accessed independently. A bank must be activated before it can be accessed (read from or written to). Refresh cycles refresh both banks alternately.

Six basic commands or functions control most operations of the '626162A:

- Bank activate/row-address entry
- Column-address entry/write operation
- Column-address entry/read operation
- Bank deactivate
- Auto-refresh
- Self-refresh

Additionally, operations can be controlled by three methods: using chip select (\overline{CS}) to select/deselect the devices, using data/output mask enables (DQMx) to enable/mask the DQ signals on a cycle-by-cycle basis, or using clock enable (CKE) to suspend the system clock (CLK) input. The device contains a mode register that must be programmed for proper operation.

Table 1 through Table 3 show the various operations that are available on the '626162A. These truth tables identify the command and/or operations and their respective mnemonics. Each truth table is followed by a legend that explains the abbreviated symbols. An access operation refers to any read or write command in progress at cycle n. Access operations include the cycle upon which the read or write command is entered and all subsequent cycles through the completion of the access burst.



operation (continued)

Table 1. Basic Command Truth Table[†]

COMMAND‡	STATE OF BANK(S)	cs	RAS	CAS	w	A11	A10	A0-A9	MNEMONIC
Mode register set	T = deac B = deac	L	L	L	L	Х	Х	A0 -A6 = V A8 - A7 = 0 A9 = V	MRS
Bank deactivate (precharge)	Х	L	L	Н	L	BS	L	Х	DEAC
Deactivate all banks	Х	L	L	Н	L	Х	Н	Х	DCAB
Bank activate/row-address entry	SB = deac	L	L	Н	Н	BS	V	V	ACTV
Column-address entry/write operation	SB = actv	L	Н	L	L	BS	L	V	WRT
Column-address entry/write operation with auto-deactivate	SB = actv	L	Н	L	L	BS	Н	V	WRT-P
Column-address entry/read operation	SB = actv	L	Н	L	Н	BS	L	V	READ
Column-address entry/read operation with auto-deactivate	SB = actv	L	Н	L	Н	BS	Н	V	READ-P
Burst stop	SB = actv	L	Н	Н	L	Х	Х	Х	STOP
No operation	Х	L	Н	Н	Н	Х	Х	Х	NOOP
Control-input inhibit/no operation	Х	Н	Х	Х	Х	Х	Х	Х	DESL
Auto refresh§	T = deac B = deac	L	L	L	Н	Х	Х	Х	REFR

[†] For execution of these commands on cycle n, one of the following must be true:

- -CKE (n-1) must be high
- -t_{CESP} must be satisfied for power-down exit
- tCESP and tRC must be satisfied for self-refresh exit t_{IS} and nCLE must be satisfied for clock-suspend exit

DQMx(n) is a don't care.

= CLK cycle number n

L = Logic low = Logic high Н

Χ = Don't care, either logic low or logic high

= Valid Т = Bank T = Bank B actv = Activated deac = Deactivated

BS = Logic high to select bank T; logic low to select bank B

= Bank selected by A11 at cycle n



[‡] All other unlisted commands are considered vendor-reserved commands or illegal commands.

[§] Auto-refresh or self-refresh entry requires that all banks be deactivated or in an idle state prior to the command entry. Legend:

operation (continued)

Table 2. Clock Enable (CKE) Command Function Table†

COMMAND‡	STATE OF BANK(S)	CKE (n-1)	CKE (n)	CS (n)	RAS (n)	CAS (n)	W (n)	MNEMONIC
Self-refresh entry	T = deac B = deac	Н	L	L	L	L	Н	SLFR
Power-down entry on cycle (n + 1)§	T = no access operation¶ B = no access operation¶	Н	L	Х	Х	Х	Х	PDE
Self-refresh exit	T = self refresh	L	Н	L	Н	Н	Н	_
Sell-reflesh exit	B = self refresh	L	Н	Н	Х	Х	Х	_
Power-down exit [#]	T = power down B = power down	L	Н	Х	Х	Х	Х	_
CLK suspend on cycle (n + 1)	T = access operation¶ B = access operation¶	Н	L	Х	Х	Х	Х	HOLD
CLK suspend exit on cycle (n + 1)	T = access operation¶ B = access operation¶	L	Н	Х	Х	Х	Х	_

[†] For execution of these commands, A0-A11 (n) and DQMx (n) are don't care entries.

Legend:

n = CLK cycle number

L = Logic low H = Logic high

X = Don't care, either logic low or logic high

T = Bank T B = Bank B deac = Deactivated



[‡] All other unlisted commands are considered vendor-reserved commands or illegal commands.

[§] On cycle n, the device executes the respective command (listed in Table 1). On cycle (n + 1), the device enters power-down mode.

[¶] A bank is no longer in an access operation one cycle after the last data-out cycle of a read operation, and two cycles after the last data-in cycle of a write operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of a write operation.

[#] If setup time from CKE high to the next CLK high satisfies t_{CESP}, the device executes the respective command (listed in Table 1). Otherwise, either DESL or NOOP command must be applied before any other command.

operation (continued)

Table 3. Data-Mask (DQM) Command Function Table†

COMMAND	STATE OF BANK(S)	DQML DQMU [‡] (n)	DATA IN (n)	DATA OUT (n + 2)	MNEMONIC
_	T = deac — and B = deac		N/A	Hi-Z	_
_	T = actv and B = actv (no access operation)§		N/A	Hi-Z	П
Data-in enable T = write or B = write		L	V	N/A	ENBL
Data-in mask T = write or B = write		Н	М	N/A	MASK
Data-out enable T = read or B = read		L	N/A	V	ENBL
Data-out mask T = read or B = read		Н	N/A	Hi-Z	MASK

[†] For execution of these commands on cycle n, one of the following must be true:

- CKE (n) must be high
- tCESP must be satisfied for power-down exit
- t_{CESP} and t_{RC} must be satisfied for self-refresh exit
- t_{|S} and n_{CLE} must be satisfied for clock suspend exit

 $\overline{\text{CS}}(n)$, $\overline{\text{RAS}}(n)$, $\overline{\text{CAS}}(n)$, $\overline{\text{W}}(n)$, and A0-A11 are don't cares except for interrupt conditions.

DQMU controls D8-D15 and Q8-Q15.

Legend:

n = CLK cycle number

L = Logic low H = Logic high

X = Don't care, either logic low or logic high

V = Valid

M = Masked input data
N/A = Not applicable
T = Bank T
B = Bank B

actv = Activated deac = Deactivated

write = Activated and accepting data inputs on cycle n read = Activated and delivering data outputs on cycle (n + 2)



[‡] DQML controls D0-D7 and Q0-Q7.

[§] A bank is no longer in an access operation one cycle after the last data-out cycle of a read operation, and two cycles after the last data-in cycle of a write operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of a write operation.

burst sequence

All data for the '626162A is written or read in a burst fashion, that is, a single starting address is entered into the device and then the '626162A internally accesses a sequence of locations based on that starting address. After the first access, some of the subsequent accesses can be at preceding as well as succeeding column addresses, depending on the starting address entered. This sequence can be programmed to follow either a serial burst or an interleave burst (see Table 4 through Table 6). The length of the burst can be programmed to be 1, 2, 4, 8, or full-page (256) accesses (see the section on setting the mode register). After a read burst is complete (as determined by the programmed-burst length), the outputs are in the high-impedance state until the next read access is initiated.

Table 4. 2-Bit Burst Sequences

	INTERNAL COLUMN ADDRESS A0					
	DECI	VIAL	BINA	RY		
	START	2ND	START	2ND		
Serial	0	1	0	1		
Serial	1	0	1	0		
Interleave	0	1	0	1		
Inteneave	1	0	1	0		

Table 5. 4-Bit Burst Sequences

		INTERNAL COLUMN ADDRESS A0-A1								
		DEC	IMAL			BINARY				
	START	2ND	3RD	4TH	START	2ND	3RD	4TH		
	0	1	2	3	00	01	10	11		
Serial	1	2	3	0	01	10	11	00		
Serial	2	3	0	1	10	11	00	01		
	3	0	1	2	11	00	01	10		
	0	1	2	3	00	01	10	11		
Interleave	1	0	3	2	01	00	11	10		
Inteneave	2	3	0	1	10	11	00	01		
	3	2	1	0	11	10	01	00		

burst sequence (continued)

Table 6. 8-Bit Burst Sequences

					ı	NTERI	NAL C	OLUMI	ADDRE	SS A0-	-A2					
				DECIM	IAL							BINAF	RY			
	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	2	3	4	5	6	7	0	001	010	011	100	101	110	111	000
	2	3	4	5	6	7	0	1	010	011	100	101	110	111	000	001
Serial	3	4	5	6	7	0	1	2	011	100	101	110	111	000	001	010
Seliai	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	6	7	0	1	2	3	4	101	110	111	000	001	010	011	100
	6	7	0	1	2	3	4	5	110	111	000	001	010	011	100	101
	7	0	1	2	3	4	5	6	111	000	001	010	011	100	101	110
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	0	3	2	5	4	7	6	001	000	011	010	101	100	111	110
	2	3	0	1	6	7	4	5	010	011	000	001	110	111	100	101
Interleave	3	2	1	0	7	6	5	4	011	010	001	000	111	110	101	100
Interieave	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	4	7	6	1	0	3	2	101	100	111	110	001	000	011	010
	6	7	4	5	2	3	0	1	110	111	100	101	010	011	000	001
	7	6	5	4	3	2	1	0	111	110	101	100	011	010	001	000

latency

The beginning data-out cycle of a read burst can be programmed to occur two or three CLK cycles after the read command (see the section on setting the mode register). This feature allows adjustment of the device so that it operates using the capability to latch the data output. The delay between the read command and the beginning of the output burst is known as CAS latency. After the initial output cycle begins, the data burst occurs at the CLK frequency without any intervening gaps. Use of minimum read latencies is restricted, based on the maximum frequency rating of the '626162A.

There is no latency for data-in cycles (write latency). The first data-in cycle of a write burst is entered at the same rising edge of CLK on which the WRT command is entered. The write latency is fixed and is not determined by the mode-register contents.

two-bank operation

The '626162A contains two independent banks that can be accessed individually or in an interleaved fashion. Each bank must be activated with a row address before it can be accessed. Each bank must then be deactivated before it can be activated again with a new row address. The bank-activate/row-address-entry command (ACTV) is entered by holding \overline{RAS} low, \overline{CAS} high, \overline{W} high, and A11 valid on the rising edge of CLK. A bank can be deactivated either automatically during a READ-P or a WRT-P command, or by use of the deactivate-bank (DEAC) command. Both banks can be deactivated at once by use of the DCAB command (see Table 1 and the section on bank deactivation).

TMS626162A 524288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS692B - JULY 1997 - REVISED MARCH 1998

two-bank row-access operation

The two-bank feature allows access of information on random rows at a higher rate of operation than is possible with a standard DRAM by activating one bank with a row address and, while the data stream is being accessed to/from that bank, activating the second bank with another row address. When the data stream to or from the first bank is complete, the data stream to or from the second bank can begin without interruption. After the second bank is activated, the first bank can be deactivated to allow the entry of a new row address for the next round of accesses. In this manner, operation can continue in an interleaved fashion. Figure 28 is an example of two-bank row-interleaving read bursts with automatic deactivate for a CAS latency of three and a burst length of eight.

two-bank column-access operation

The availability of two banks allows the access of data from random starting columns between banks at a higher rate of operation. After activating each bank with a row address (ACTV command), A11 can be used to alternate READ or WRT commands between the banks to provide gapless accesses at the CLK frequency, provided all specified timing requirements are met. Figure 29 is an example of two-bank column-interleaving read bursts for a CAS latency of three and a burst length of two.

bank deactivation (precharge)

Both banks can be deactivated (placed in precharge) simultaneously by using the DCAB command. A single bank can be deactivated by using the DEAC command. The DEAC command is entered identically to the DCAB command except that A10 must be low and A11 used to select the bank to be precharged as shown in Table 1. A bank can be deactivated automatically by using A10 during a read or write command. If A10 is held high during the entry of a read or write command, the accessed bank (selected by A11) is deactivated automatically upon completion of the access burst. If A10 is held low during the entry of a read or write command, that bank remains active following the burst. The read and write commands with automatic deactivation are signified as READ-P and WRT-P.

chip select (CS)

 $\overline{\text{CS}}$ can be used to select or deselect the '626162A for command entry, which might be required for multiple-memory-device decoding. If $\overline{\text{CS}}$ is held high on the rising edge of CLK (DESL command), the device does not respond to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, or $\overline{\text{W}}$ until the device is selected again by holding $\overline{\text{CS}}$ low on the rising edge of CLK. Any other valid command can be entered simultaneously on the same rising CLK edge of the select operation. The device can be selected/deselected on a cycle-by-cycle basis (see Table 1 and Table 2). The use of $\overline{\text{CS}}$ does not affect an access burst that is in progress; the DESL command can only restrict $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{W}}$ inputs to the '626162A.

data mask

The mask command or its opposite, the data-in enable (ENBL) command (see Table 3), is performed on a cycle-by-cycle basis to gate any data cycle within a read burst or a write burst. DQML controls DQ0–DQ7, and DQMU controls DQ8–DQ15. The application of DQMx to a write burst has no latency (n_{DID} = 0 cycle), but the application of DQMx to a read burst has a latency of n_{DOD} = 2 cycles. During a write burst, if DQMx is held high on the rising edge of CLK, the data-input is ignored on that cycle. If DQMx is held high at the rising edge of CLK during a read burst, n_{DOD} cycles later, the data goes to the high-impedance state. Figure 18 and Figure 32 through Figure 35 show examples of data-mask operations.




CLK-suspend/power-down mode

For normal device operation, CKE should be held high to enable CLK. If CKE goes low during the execution of a READ (READ-P) or WRT (WRT-P) operation, the DQ bus occurring at the immediate next rising edge of CLK is frozen at its current state, and no further inputs are accepted until CKE returns high. This is known as a CLK-suspend operation, and its execution indicates a HOLD command. The device resumes operation from the point where it was placed in suspension, beginning with the second rising edge of CLK after CKE returns high.

If CKE is brought low when no read or write command is in progress, the device enters power-down mode. If both banks are deactivated when power-down mode is entered, power consumption is reduced to a minimum. Power-down mode can be used during row-active or auto-refresh periods to reduce input-buffer power. After power-down mode is entered, no further inputs are accepted until CKE returns high. To ensure that data in the device remains valid during the power-down mode, the self-refresh command (SLFR) must be executed concurrently with the power-down entry (PDE) command. When exiting power-down mode, new commands can be entered on the first CLK edge after CKE returns high, provided that the setup time (t_{CESP}) is satisfied. Table 2 shows the command configuration for a CLK-suspend/power-down operation. Figure 19, Figure 20, and Figure 38 show examples of the procedure.

setting the mode register

The '626162A contains a mode register that must be programmed with the CAS latency, the burst type, and the burst length. This is accomplished by executing a mode-register set (MRS) command with the information entered on the address lines A0–A9. A logic 0 must be entered on A7 and A8, but A10 and A11 are don't-care entries for the '626162A. When A9 = 1, the write-burst length is always 1. When A9 = 0, the write-burst length is defined by A0–A2. Figure 1 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the contents of the mode register are undefined, and it will require a valid MRS command for proper operation. The MRS command is executed by holding \overline{RAS} , \overline{CAS} , and \overline{W} low and the input mode word valid on A0–A9 on the rising edge of CLK (see Table 1). The MRS command can be executed only when both banks are deactivated.



REGISTER BIT A9	Write Burst Length
0	A0-A2
1	1

	GISTE BITS†	CAS	
A6	A5	A4	latency [‡]
0	1	0	2 3

		R	BURST LENGTH
A2	A 1	Α0	
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	1	1	256
	A2 0 0 0 0	A2 A1 0 0 0 0 0 1	A2 A1 A0 0 0 0 0 0 1 0 1 0

Figure 1. Mode-Register Programming



[†] All other combinations are reserved.

[‡] See timing requirements for minimum valid read latencies based on maximum frequency rating.

TMS626162A 524288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS692B - JULY 1997 - REVISED MARCH 1998

refresh

The '626162A must be refreshed such that all 4096 rows are access within t_{RFF} (see timing requirements) or data cannot be retained. Refresh can be accomplished by performing a series of ACTV and DEAC to every row in both banks, 4096 auto-refresh (REFR) commands, or by placing the device in self-refresh mode. Regardless of the method used, all rows must be refreshed before tRFF has expired.

auto refresh (REFR)

Before performing a REFR, both banks must be deactivated (placed in precharge). To enter a REFR command, \overline{RAS} and \overline{CAS} must be low and \overline{W} must be high upon the rising edge of CLK (see Table 1). The refresh address is generated internally such that, after 4096 REFR commands, both banks of the '626162A have been refreshed. The external address and bank select (A11) are ignored. The execution of a REFR command automatically deactivates both banks upon completion of the internal auto-refresh cycle, allowing consecutive REFR-only commands to be executed, if desired, without any intervening DEAC commands. The REFR commands do not necessarily have to be consecutive, but all 4096 must be completed before t_{RFF} expires.

self refresh (SLFR)

To enter self refresh, both banks of the '626162A must be deactivated and then a self-refresh (SLFR) command must be executed (see Table 2). The SLFR command is identical to the REFR command, except that CKE is low. For proper entry of the SLFR command, CKE is brought low for the same rising edge of CLK that RAS and CAS are low and W is high. CKE must be held low to stay in self-refresh mode. In the self-refresh mode, all refreshing signals are generated internally for both banks with all external signals (except CKE) being ignored. Data is retained by the device automatically for an indefinite period when power is maintained, and power consumption is reduced to a minimum. To exit self-refresh mode, CKE must be brought high. New commands may only be issued after t_{RC} has expired. If CLK is made inactive during self refresh, it must be returned to an active and stable condition before CKE is brought high to exit self refresh (see Figure 21).

If the burst-refresh scheme is used, 4096 REFR commands must be executed prior to entering and upon exiting self-refresh. However, if the distributed-refresh scheme utilizing auto refresh is used (for example, two rows every 32 microseconds), the first set of refreshes must be performed upon exiting self-refresh and before continuing with normal device operation. This ensures that the SDRAM is fully refreshed.

interrupted bursts


A read burst or write burst can be interrupted before the burst sequence has been completed with no adverse effects to the operation. This is accomplished by entering certain superseding commands as listed in Table 7 and Table 8, provided that all timing requirements are met. A DEAC command is considered an interrupt only if it is issued to the same bank as the preceding READ or WRT command. The interruption of READ-P or WRT-P operations is not supported.



interrupted bursts (continued)


Table 7. Read-Burst Interruption

INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING READ BURST
READ, READ-P	Current output cycles continue until the programmed latency from the superseding-READ (READ-P) command is met and new output cycles begin (see Figure 2).
WRT, WRT-P	The WRT (WRT-P) command immediately supersedes the read burst in progress. To avoid data contention, DQMx must be held high before the WRT (WRT-P) command to mask output of the read burst on cycles (n _{CCD} -1), n _{CCD} , and (n _{CCD} +1), assuming that there is any output during these cycles (see Figure 3).
DEAC, DCAB	The DQ bus is in the high-impedance state when nHZP cycles are satisfied or when the read burst completes, whichever occurs first (see Figure 4).
STOP	The DQ bus is in the high-impedance state when nBSD cycles are satisfied or when the read burst completes, whichever occurs first. The bank remains active. A new read or write command cannot be entered for at least nBSD after the STOP command (see Figure 5).



NOTE A: For these examples, assume CAS latency = 3 and burst length = 4.

Figure 2. Read Burst Interrupted by Read Command




NOTES: A. For this example, assume CAS latency = 3 and burst length = 4.

B. DQMx must be high to mask output of the read burst on cycles $(n_{CCD} - 1)$, n_{CCD} , and $(n_{CDD} + 1)$.


Figure 3. Read Burst Interrupted by Write Command

interrupted bursts (continued)



NOTE A: For this example, assume CAS latency = 3 and burst length = 4.

Figure 4. Read Burst Interrupted by DEAC Command




NOTE A: For this example, assume CAS latency = 3 and burst length = 4.

Figure 5. Read Burst Interrupt by STOP Command

Table 8. Write-Burst Interruption


INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING WRITE BURST
READ, READ-P	Data in on the previous cycle is written; no further data in is accepted (see Figure 6).
WRT, WRT-P	The new WRT (WRT-P) command and data in immediately supersede the write burst in progress (see Figure 7).
DEAC, DCAB	The DEAC/DCAB command immediately supersedes the write burst in progress. DQMx must be used to mask the DQ bus so that an interrupt does not violate the write-recovery specification (twR) (see Figure 8).
STOP	The data on the input pins at the time of the burst-STOP command is not written; no further data is accepted. The bank remains active. A new read or write command cannot be entered for at least nBSD cycles after the STOP command (see Figure 9).

interrupted bursts (continued)




NOTE A: For these examples, assume CAS latency = 3 and burst length = 4.

Figure 6. Write Burst Interrupted by Read Command



NOTE A: For this example, assume burst length = 4.

Figure 7. Write Burst Interrupted by Write Command




NOTE A: For this example, assume burst length = 4.

Figure 8. Write Burst Interrupted by DEAC/DCAB Command



interrupted bursts (continued)



NOTE A: For this example, assume CAS latency = 3, burst length = 4.

Figure 9. Write Burst Interrupted by STOP Command

power up

Device initialization should be performed after a power up to the full V_{CC} level. After power is established, a 200-us interval is required (with no inputs other than CLK). After this interval, both banks of the device must be deactivated. Eight REFR commands must be performed, and the mode register must be set to complete the device initialization.



absolute maximum ratings over ambient temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Supply voltage range for output drivers, V _{CCQ}	0.5 V to 4.6 V
Voltage range on any pin (see Note 1)	0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation	1 W
Ambient temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	. – 55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	3	3.3	3.6	V
Vccq	Supply voltage for output drivers	3	3.3	3.6	V
VSS	Supply voltage		0		V
VssQ	Supply voltage for output drivers		0		V
VIH	High-level input voltage	2		V _{CC} + 0.3	V
V _{IL}	Low-level input voltage (see Note 2)	- 0.3		0.8	V
TA	Ambient temperature	0		70	°C

NOTE 2: $V_{IL} MIN = -1.5 V$ ac (pulsewidth $\leq 5 ns$)

NOTE 1: All voltage values are with respect to VSS.

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 3)

	DADAMETED	TEST CONDITIONS			'626162A-10	
	PARAMETER				MAX	UNIT
Vон	High-level output voltage	I _{OH} = -2 mA		2.4		V
VOL	Low-level output voltage	$I_{OL} = 2 \text{ mA}$			0.4	V
I _I	Input current (leakage)	$0 \text{ V} \le \text{V}_{\text{I}} \le \text{V}_{\text{CC}} + 0.3 \text{ V}$, All other pins = 0 V to V_{CO}	C		±10	μΑ
Io	Output current (leakage)	$0 \text{ V} \le \text{V}_{\text{O}} \le \text{V}_{\text{CC}} + 0.3 \text{ V}$, Output disabled			±10	μΑ
laa.	Operating current	Burst length = 1, $t_{RC} \ge t_{RC} MIN$	CAS latency = 2		105	mA
ICC1	Operating current	I _{OH} /I _{OL} = 0 mA, one bank activated (see Note 4)	CAS latency = 3		115	mA
ICC2P	Drackarga standby surrent in newer days made	CKE ≤ V _{IL} MAX, t _{CK} = 15 ns (see Note 5)	(see Note 5)		2	mA
ICC2PS	Precharge standby current in power-down mode	CKE and CLK ≤ V _{IL} MAX, t _{CK} = ∞ (see Note 6)			2	mA
ICC2N	Drocharge standby current in non-newer down made	CKE \geq V _{IH} MIN, t _{CK} = 15 ns (see Note 5)			25	mA
ICC2NS	Precharge standby current in non-power-down mode	$CKE \ge V_{IH} MIN, CLK \le V_{IL} MAX, t_{CK} = \infty$ (see Note 6)			2	mA
ICC3P	Active standby current in newer down made	$CKE \le V_{IL} MAX, t_{CK} = 15 \text{ ns (see Note 5)}$			3	mA
I _{CC3PS}	Active standby current in power-down mode	CKE and CLK ≤ V _{IL} MAX, t _{CK} = ∞ (see Note 6)			3	mA
ICC3N	Active standby current in non-newer down made	CKE ≥ V _{IH} MIN, t _{CK} = 15 ns (see Note 5)			30	mA
ICC3NS	Active standby current in non-power-down mode	CKE \geq V _{IH} MIN, CLK \leq V _{IL} MAX t _{CK} = ∞ (see Not	e 6)		15	mA
laar	Burst current	Page burst, IOH/IOL = 0 mA	CAS latency = 2		110	mA
ICC4		All banks activated, n _{CCD} = one cycle (see Note 7)	CAS latency = 3		140	mA
1	Auto-refresh current	A A MINI	CAS latency = 2		85	mA
ICC5	Auto-renesh current	tRC ≥ tRC MIN	CAS latency = 3		95	mA
ICC6	Self-refresh current	CKE ≤ V _{IL} MAX			2	mA

TMS626162A
524288 BY 16-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SMOS692B - JULY 1997 - REVISED MARCH 1998

NOTES: 3. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.

- 4. Control, DQ, and address inputs change twice during t_{RC}.
- 5. Control, DQ, and address inputs change state once every 30 ns.
- 6. Control, DQ, and address inputs do not change (stable).
- 7. Control, DQ, and address inputs change state once every cycle.

capacitance over recommended ranges of supply voltage and ambient temperature, f = 1 MHz (see Note 8)

	PARAMETER							
C _{i(S)}	Input capacitance, CLK input		4	pF				
C _{i(AC)}	Input capacitance, address and control inputs: A0-A11, CS, DQMx, RAS, CAS, W		5	pF				
C _{i(E)}	Input capacitance, CKE input		5	pF				
Co	Output capacitance		6.5	pF				

NOTE 8: $V_{CC} = 3.3 \pm 0.3 \text{ V}$ and bias on pins under test is 0 V.

ac timing requirements^{†‡}

		_	'6261	'626162A-10			'626162A-10	
			MIN	MAX	UNIT			
tCK2	Cycle time, CLK	CAS latency = 2	15		ns			
t _{CK3}	Cycle time, CLK	CAS latency = 3	10		ns			
^t CH	Pulse duration, CLK high		3		ns			
tCL	Pulse duration, CLK low		3		ns			
t _{AC2}	Access time, CLK high to data out (see Note 9)	CAS latency = 2		7	ns			
t _{AC3}	Access time, CLK high to data out (see Note 9)	CAS latency = 3		7	ns			
^t OH	Hold time, CLK high to data out		3		ns			
tLZ	Delay time, CLK high to DQ in low-impedance state (see Note 10)		2		ns			
tHZ	Delay time, CLK high to DQ in high-impedance state (see Note 11)			8	ns			
t _{IS}	Setup time, address, control, and data input		3		ns			
tіН	Hold time, address, control, and data input		1		ns			
tCESP	Power-down/self-refresh exit time (see Note 12)		10		ns			
tRAS	Delay time, ACTV command to DEAC or DCAB command		50	100000	ns			
^t RC	Delay time, ACTV, REFR, or SLFR exit to ACTV, MRS, REFR, or SLFR comma	and	80		ns			
tRCD	Delay time, ACTV command to READ, READ-P, WRT, or WRT-P command (see Note 13)		30		ns			
t _{RP}	Delay time, DEAC or DCAB command to ACTV, MRS, REFR, or SLFR comma	nd	30		ns			
^t RRD	Delay time, ACTV command in one bank to ACTV command in the other bank		20		ns			
tRSA	Delay time, MRS command to ACTV, MRS, REFR, or SLFR command		20		ns			
t _{APR}	Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command		t _{RP} – (Cl	- −1) ∗ t _{CK}	ns			
+			_					

[†] See Parameter Measurement Information for load circuits.

- NOTES: 9. t_{AC} is referenced from the rising transition of CLK that precedes the data-out cycle. For example, the first data out t_{AC} is referenced from the rising transition of CLK that is CAS latency minus one cycle after the READ command. Access time is measured at output reference level 1.4 V.
 - 10. t_{LZ} is measured from the rising transition of CLK that is CAS latency minus one cycle after the READ command.
 - 11. tHZ MAX defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
 - 12. See Figure 20 and Figure 21.
 - 13. For read or write operations with automatic deactivate, t_{RCD} must be set to satisfy minimum t_{RAS}.



[‡] All references are made to the rising transition of CLK unless otherwise noted.

TMS626162A 524288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY SMOS692B – JULY 1997 – REVISED MARCH 1998

ac timing requirements^{†‡} (continued)

					UNIT
			MIN	MAX	UNII
t _{APW}	t _{RP} +	^t CLK	ns		
tWR	Delay time, final data in of WRT operation to DEAC or DCAB command		10		ns
tŢ	Transition time		1	5	ns
tREF	Refresh interval			64	ms
nCCD	Delay time, READ or WRT command to an interrupting command		1		cycle
nCDD	0	0	cycle		
n _{CLE} Delay time, CKE high or low to CLK enabled or disabled					cycle
n _{CWL} Delay time, final data in of WRT command to READ, READ-P, WRT, or WRT-P command					cycle
nDID Delay time, ENBL or MASK command to enabled or masked data in				0	cycle
n_{DOD}	Delay time, ENBL or MASK command to enabled or masked data out		2	2	cycle
nHZP2	Delay time, DEAC or DCAB command to DQ in high-impedance state	CAS latency = 2		2	cycle
nHZP3	P3 Delay time, DEAC or DCAB command to DQ in high-impedance state CAS latency = 3			3	cycle
nWCD	VCD Delay time, WRT command to first data in			0	cycle
npop	CAS lat			2	cycle
nBSD	Delay time, STOP command to READ or WRT command	CAS latency = 3		3	Cycle

[†] See Parameter Measurement Information for load circuits.



[‡] All references are made to the rising transition of CLK unless otherwise noted.

PARAMETER MEASUREMENT INFORMATION

The ac timing measurements are based on signal rise and fall times equal to 1 ns ($t_T = 1$ ns) and a midpoint reference level of 1.4 V for LVTTL. For signal rise and fall times greater than 1 ns, the reference level should be changed to V_{IH} MIN and V_{IL} MAX instead of the midpoint level. All specifications referring to READ commands are also valid for READ-P commands unless otherwise noted. All specifications referring to WRT commands are also valid for WRT-P commands unless otherwise noted. All specifications referring to consecutive commands are specified as consecutive commands for the same bank unless otherwise noted.




Figure 10. LVTTL-Load Circuit




Figure 11. Input-Attribute Parameters

PARAMETER MEASUREMENT INFORMATION




Figure 12. Output Parameters





Figure 13. Command-to-Command Parameters




PARAMETER MEASUREMENT INFORMATION




NOTE A: For this example, assume CAS latency = 3 and burst length = 4.

Figure 14. Read Followed by Deactivate



NOTE A: For this example, assume CAS latency = 3 and burst length = 1.

Figure 15. Read With Auto-Deactivate



NOTE A: For this example, assume burst length = 1.

Figure 16. Write Followed By Deactivate

PARAMETER MEASUREMENT INFORMATION





Figure 17. Write With Auto-Deactivate



NOTE A: For this example, assume CAS latency = 3 and burst length = 4.

Figure 18. DQ Masking




Figure 19. CLK-Suspend Operation



PARAMETER MEASUREMENT INFORMATION





Figure 20. Power-Down Operation

PARAMETER MEASUREMENT INFORMATION







Figure 21. Self-Refresh Operation



[†] Column-address sequence depends on programmed burst type and starting column address C0 (see Table 5). NOTE A: This example illustrates minimum t_{RCD} for the '626162A-10 at 100 MHz.

C0 + 2

Figure 22. Read Burst (CAS latency = 3, burst length = 4)

C0 + 3

Q

Т

R0

C0

C0 + 1

DEAC T

ACTV T

BURST

TYPE (D/Q)


BANK

(B/T)

ROW

ADDR

а



†Column-address sequence depends on programmed burst type and starting column address C0 (see Table 6). NOTE A: This example illustrates minimum t_{RCD} for the '626162A-10 at 100 MHz.

C0 + 2

C0 + 1

WRT T

Figure 23. Write Burst (burst length = 8)

C0 + 4

h

C0 + 7

C0 + 6

C0 + 5

BURST CYCLE†

C0 + 3

WRT B

READ B

DEAC B

PARAMETER MEASUREMENT INFORMATION


SYNCHRONOUS DYNAMIC RANDOM-,

ACTV B

† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 4). NOTE A: This example illustrates minimum t_{RCD} for the '626162A-10 at 100 MHz.

Figure 24. Write-Read Burst (CAS latency = 3, burst length = 2)


DYNAMIC RANDOM-ACCESS MEMORY



BURST BANK BURST CYCLE† **ROW TYPE ADDR** (D/Q) (B/T) а m n 0 р Q Т R0 C0 C0+1 C0+2 C0+3 C0 + 4C0+5 C0+6 C0+7 D R0 C1 C1+1 C1+2 C1+3 C1+4 C1+5 C1+6 C1+7

† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 6). NOTE A: This example illustrates minimum tRCD for the '626162A-10 at 100 MHz.

Figure 25. Read-Write Burst With Automatic Deactivate (CAS latency = 3, burst length = 8)



† Column-address sequence depends on programmed burst type and starting column address C0 (see Table 6). NOTE A: This example illustrates minimum t_{RCD} for the '626162A-10 at 100 MHz.


Figure 26. Read Burst - Single Write With Automatic Deactivate (CAS latency = 3, burst length = 8)

PARAMETER MEASUREMENT INFORMATION

SYNCHRONOUS DYNAMIC RANDO







†Column-address sequence depends on programmed burst type and starting column address C0.

NOTE A: This example illustrates minimum tRCD for the '626162A-10 at 100 MHz.

READ- PB


ACTV B

DQMx RAS CAS

A10

A11

CS CKE Figure 27. Read Burst – Full Page (CAS latency = 3, burst length = 256)



†Column-address sequence depends on programmed burst type and starting column address C0, C1, and C2 (see Table 6). NOTE A: This example illustrates minimum t_{RCD} for the '626162A-10 at 100 MHz.


Figure 28. Two-Bank Row-Interleaving Read Bursts With Automatic Deactivate (CAS latency = 3, burst length = 8)

PARAMETER MEASUREMENT INFORMATION

TMS626162A
524 288 BY 16-BIT BY 2-BANK
VAMIC RANDOM-ACCESS MEMORY
SMOS692B - JULY 1997 - REVISED MARCH 1998


DYNAMIC RANDOM-ACCESS MEMORY

PARAMETER MEASUREMENT INFORMATION



[†] Column-address sequence depends on programmed burst type and starting column address C0, C1, and C2 (see Table 4).

Figure 29. Two-Bank Column-Interleaving Read Bursts (CAS latency = 3, burst length = 2)




† Column-address sequence depends on programmed burst type and starting column address C0 and C1. (Refer to Table 5.) NOTE A: This example illustrates minimum t_{RCD} for the '626162A-10 at 100 MHz.

Figure 30. Read-Burst Bank B, Write-Burst Bank T (CAS latency = 3, burst length = 4)

ACTV T


ACTV B



READ-PB

†Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 5). NOTE A: This example illustrates minimum n_{CWI} for the '626162A-10 at 100 MHz.

Figure 31. Write-Burst Bank T, Read-Burst Bank B With Automatic Deactivate (CAS latency = 3, burst length = 4)



BURST BANK ROW BURST CYCLE† **TYPE** (B/T) (D/Q) **ADDR** С d h C0 C0+2 C0+3 Q Т R0 C0 + 1Т D R1 C1 C1+1 C1 + 2C1 + 3


† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 5). NOTE A: This example illustrates minimum t_{RCD} for the '626162A-10 at 100 MHz.

Figure 32. Data Mask (CAS latency = 3, burst length = 4)

524 288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY SMOS692B – JULY 1997 – REVISED MARCH 1000



RANDOM-ACCESS MEMORY



† Column-address sequence depends on programmed burst type and starting column address C0, C1, and C2 (see Table 4).

Figure 33. Data Mask With Byte Control (CAS latency = 3, burst length = 2)

ACTV T ACTV B READ B DEAC B WRT T **DEAC T** DQ0-DQ7 DQML DQ8-DQ15 **DQMU** RAS CAS W A0-A9 CS $\langle\!\langle\!\rangle\!\rangle$ CKE **BURST BANK BURST CYCLE**† **ROW TYPE** (D/Q) (B/T) **ADDR** b d g h C0+2 Q Τ R0 C0 C0 + 1C0 + 3В R1 C1 C1 + 1C1 + 2C1 + 3†Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 5).


PARAMETER MEASUREMENT INFORMATION

524 288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY SMOS692B – JULY 1997 – REVISED MARCH 1998

Figure 24 Date Monte With Date Control (CAS Internet 2 hourst langth

NOTE A: This example illustrates minimum t_{RCD} read burst for the '626162A-10 at 100 MHz.

Figure 34. Data Mask With Byte Control (CAS latency = 3, burst length = 4)



BURST TYPE	BANK	ROW	BURST CYCLE†							
(D/Q)	(B/T)	ADDR	а	b	С	d	е	f	g	h
Q	T	R0	C0	C0+1	C0+2	C0+3	0.4	04.4	04.0	04.0
D	В	R1					C1	C1+1	C1+2	C1+3

†Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 5). NOTE A: This example illustrates minimum t_{RCD} for the '626162A-10 at 100 MHz.

Figure 35. Data Mask With Cycle-by-Cycle Byte Control (CAS latency = 3, burst length = 4)

REFR

ACTV T READ T DEAC T DQ **DQMx** RAS CAS $\overline{\mathsf{w}}$ R0 CS CKE 🎇 **BURST** BURST CYCLE† **BANK ROW TYPE ADDR** (D/Q) (B/T) а b С d Q R0 C0 C0 + 1C0+2 C0+3

REFR


PARAMETER MEASUREMENT INFORMATION

524 288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY SMOS692B – JULY 1997 – REVISED MARCH 1998

TMS626162A

† Column-address sequence depends on programmed burst type and starting column address C0 (see Table 5). NOTE A: This example illustrates minimum t_{RC} and t_{RCD} for the '626162A-10 at 100 MHz.

Figure 36. Refresh Cycles (CAS latency = 3, burst length = 4)




† Column-address sequence depends on programmed burst type and starting column address C0 (see Table 5).

NOTES: A. This example illustrates minimum t_{RP}, t_{RSA}, and t_{RCD} for the '626162A-10 at 100 MHz.

B. See Figure 1.

Figure 37. Set Mode Register (deactivate all, set mode register, write burst with automatic deactivate) (CAS latency = 2, burst length = 4)




PARAMETER MEASUREMENT INFORMATION

524 288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SMOS692B – JULY 1997 – REVISED MARCH 1998

TMS626162A

Figure 38. CLK Suspend (HOLD) During Read Burst and Write Burst (CAS latency = 3, burst length = 4)


device symbolization



MECHANICAL DATA

DGE (R-PDSO-G50)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated