# TMS626812A 1 048 576 BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

TMS626812A DGE PACKAGE (TOP VIEW)

SMOS691B - JULY 1997 - REVISED APRIL 1998

Organization
1M Words $\times$ 8 Bits $\times$ 2 Banks
0.0 \( \text{V} \) \( \text{D} \) \( \text{V} \\ \text{A00} \( \text{T} \) \( \text{V} \)

- 3.3-V Power Supply (±10% Tolerance)
- Two Banks for On-Chip Interleaving (Gapless Accesses)
- High Bandwidth Up to 100-MHz Data Rates
- CAS Latency (CL) Programmable to
   2 or 3 Cycles From Column-Address Entry
- Burst Sequence Programmable to Serial or Interleave
- Burst Length Programmable to 1, 2, 4, or 8
- Chip Select and Clock Enable for Enhanced-System Interfacing
- Cycle-by-Cycle DQ-Bus Mask Capability
- Auto-Refresh and Self-Refresh Capabilities
- 4K Refresh (Total for Both Banks)
- High-Speed, Low-Noise, Low-Voltage TTL (LVTTL) Interface
- Power-Down Mode
- Compatible With JEDEC Standards
- Pipeline Architecture
- Temperature Ranges
   Operating, 0°C to 70°C
   Storage, 55°C to 150°C
- Performance Ranges:

	SYNCHR CLO CYCLE	СК	ACCES (CLOC OUT	REFRESH TIME INTERVAL	
	<sup>t</sup> CK3 (CL <sup>†</sup> =3)	tCK2 (CL=2)	tAC3 (CL=3)	tAC2 (CL=2)	
'626812A-10	10 ns	15 ns	7 ns	7 ns	64 ms

† CL = CAS latency

### description

The TMS626812A is a high-speed, 16777216-bit synchronous dynamic random-access memory (SDRAM) device organized as:

 Two banks of 1048576 words with 8 bits per word

( TOP VIL		,
1	44	Vss
		DQ7
3		VssQ
4	41	DQ6
5	40	Vccq
6	39	DQ5
7	38	VssQ
8	37	DQ4
9	36	Vccq
10	35	NC
11	34	NC
12	33	DQM
13	32	CLK
14	31	CKE
15	30	NC
16	29	_ A9
17	28	A8
18	27	A7
19	26	_ A6
20	25	_ A5
21	24	A4
22	23	] Vss
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	2 43 3 42 4 41 5 40 6 39 7 38 8 37 9 36 10 35 11 34 12 33 13 32 14 31 15 30 16 29 17 28 18 27 19 26 20 25 21 24

	PIN NOMENCLATURE								
A[0:10]	Address Inputs								
	A0-A10 Row Addresses								
	A0-A8 Column Addresses								
	A10 Automatic-Precharge Select								
A11	Bank Select								
CAS	Column-Address Strobe								
CKE	Clock Enable								
CLK	System Clock								
CS	Chip Select								
DQ[0:7]	SDRAM Data Input/Output								
DQM	Data-Input/Data-Output Mask Enable								
NC	No External Connect								
RAS	Row-Address Strobe								
Vcc	Power Supply (3.3-V Typical)								
Vccq	Power Supply for Output Drivers								
	(3.3-V Typical)								
VSS	Ground								
VSSQ	Ground for Output Drivers								
W	Write Enable								



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




### description (continued)

All inputs and outputs of the TMS626812A series are compatible with the LVTTL interface.

The SDRAM employs state-of-the-art technology for high performance, reliability, and low power. All inputs and outputs are synchronized with the CLK input to simplify system design and enhance the use with high-speed microprocessors and caches.

The TMS626812A SDRAM is available in a 400-mil, 44-pin surface-mount TSOP package (DGE suffix).

### functional block diagram



### operation

All inputs of the '626812A SDRAM are latched on the rising edge of the system (synchronous) clock. The outputs, DQx, also are referenced to the rising edge of CLK. The '626812A has two banks that are accessed independently. A bank must be activated before it can be accessed (read from or written to). Refresh cycles refresh both banks alternately.

Six basic commands or functions control most operations of the '626812A:

- Bank activate/row-address entry
- Column-address entry/write operation
- Column-address entry/read operation
- Bank deactivate
- Auto-refresh
- Self-refresh

Additionally, operations can be controlled by three methods: using chip select ( $\overline{CS}$ ) to select/deselect the devices, using DQM to enable/mask the DQ signals on a cycle-by-cycle basis, or using CKE to suspend the CLK input. The device contains a mode register that must be programmed for proper operation.

Table 1, Table 2, and Table 3 show the various operations that are available on the '626812A. These truth tables identify the command and/or operations and their respective mnemonics. Each truth table is followed by a legend that explains the abbreviated symbols. An access operation refers to any read or write command in progress at cycle n. Access operations include the cycle upon which the read or write command is entered and all subsequent cycles through the completion of the access burst.



### operation (continued)

Table 1. Basic Command Function Table†

COMMAND <sup>‡</sup>	STATE OF BANK(S)	cs	RAS	CAS	w	A11	A10	A0-A9	MNEMONIC
Mode register set	T = deac B = deac	L	L	L	L	Х	Х	A0-A6 = V A7-A8 = L A9 = V	MRS
Bank deactivate (precharge)	Х	L	L	Н	L	BS	L	Х	DEAC
Deactivate all banks	Х	L	L	Н	L	Х	Н	Х	DCAB
Bank activate/row-address entry	SB = deac	L	L	Н	Н	BS	V	V	ACTV
Column-address entry/write operation	SB = actv	L	Н	L	L	BS	L	V	WRT
Column-address entry/write operation with automatic deactivate	SB = actv	L	Н	L	L	BS	Н	V	WRT-P
Column-address entry/read operation	SB = actv	L	Н	L	Н	BS	L	V	READ
Column-address entry/read operation with automatic deactivate	SB = actv	L	Н	L	Н	BS	Н	V	READ-P
No operation	Х	L	Н	Н	Н	Х	Х	Х	NOOP
Control-input inhibit / no operation	Х	Н	Х	Х	Х	Х	Х	Х	DESL
Auto-refresh§	T = deac B = deac	L	L	L	Н	Х	Х	Х	REFR

<sup>†</sup> For exception of these commands on cycle n, one of the following must be true:

- CKE(n-1) must be high
- t<sub>CESP</sub> must be satisfied for power-down exit
- tCESP and tRC must be satisfied for self-refresh exit
- $t_{\text{IS}}$  and  $n_{\text{CLE}}$  must be satisfied for clock-suspend exit.

DQM(n) is a don't care.

n = CLK cycle number

L = Logic low H = Logic high

X = Don't care, either logic low or logic high

V = Valid T = Bank T B = Bank B actv = Activated deac = Deactivated

BS = Logic high to select bank T; logic low to select bank B

SB = Bank selected by A11 at cycle n



<sup>&</sup>lt;sup>‡</sup> All other unlisted commands are considered vendor-reserved commands or illegal commands.

<sup>§</sup> Auto-refresh or self-refresh entry requires that all banks be deactivated or be in an idle state prior to the command entry. Legend:

### operation (continued)

Table 2. Clock-Enable (CKE) Command Function Table†

COMMAND	STATE OF BANK(S)	CKE (n-1)	CKE (n)	CS (n)	RAS (n)	CAS (n)	W (n)	MNEMONIC
Self-refresh entry	T = deac B = deac	Н	L	L	L	L	Н	SLFR
Power-down entry on cycle (n+1)‡	T = no access operation§ B = no access operation§	Н	L	Х	Х	Х	Х	PDE
Oalf refresh and	T = self-refresh	L	Н	L	Н	Н	Н	_
Self-refresh exit	B = self-refresh	L	Н	Н	Х	Х	Х	_
Power-down exit¶	T = power down B = power down	L	Н	Х	Х	Х	Х	_
CLK suspend on cycle (n+1)	T = access operation§ B = access operation§	Н	L	Х	Х	Х	Х	HOLD
CLK suspend exit on cycle (n+1)	T = access operation§ B = access operation§	L	Н	Х	Х	Х	Х	_

<sup>†</sup> For execution of these commands, A0-A11(n) and DQM(n) are don't care entries.

Legend:

n = CLK cycle number

L = Logic low H = Logic high

X = Don't care, either logic low or logic high

T = Bank T
B = Bank B
deac = Deactivated



<sup>‡</sup>On cycle n, the device executes the respective command (listed in Table 1). On cycle (n+1), the device enters power-down mode.

<sup>§</sup> A bank is no longer in an access operation one cycle after the last data-out cycle of a read operation, and two cycles after the last data-in cycle of a write operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of a write operation.

<sup>¶</sup> If setup time from CKE high to the next CLK high satisfies t<sub>CESP</sub>, the device executes the respective command (listed in Table 1). Otherwise, either the DESL or the NOOP command must be applied before any other command.

### operation (continued)

Table 3. Data-Mask (DQM) Command Function Table†

COMMAND	STATE OF BANK(S)	DQM (n)	DATA IN (n)	DATA OUT (n+2)	MNEMONIC
_	T = deac and B = deac	X	N/A	Hi-Z	_
_	T = actv and B = actv (no access operation) <sup>‡</sup>	Х	N/A	Hi-Z	_
Data-in enable	T = write or B = write	L	V	N/A	ENBL
Data-in mask	T = write or B = write	Н	М	N/A	MASK
Data-out enable	T = read or B = read	L	N/A	V	ENBL
Data-out mask	T = read or B = read	Н	N/A	Hi-Z	MASK

<sup>†</sup> For exception of these commands on cycle n, one of the following must be true:

- CKE(n-1) must be high
- tCESP must be satisfied for power-down exit
- tCESP and tRC must be satisfied for self-refresh exit
- t<sub>IS</sub> and n<sub>CLE</sub> must be satisfied for clock-suspend exit.

 $\overline{\text{CS}}(n)$ ,  $\overline{\text{RAS}}(n)$ ,  $\overline{\text{CAS}}(n)$ ,  $\overline{\text{W}}(n)$ , and A0-A11(n) are don't care except for interrupt conditions.

### Legend:

n = CLK cycle number

L = Logic low H = Logic high

Hi-Z = High-impedance state

X = Don't care, either logic low or logic high

V = Valid

M = Masked input data
N/A = Not applicable
T = Bank T
B = Bank B

actv = Activated deac = Deactivated

write = Activated and accepting data inputs on cycle n read = Activated and delivering data outputs on cycle (n + 2)



<sup>‡</sup> A bank is no longer in an access operation one cycle after the last data-out cycle of a read operation, and two cycles after the last data-in cycle of a write operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of a write operation.

### burst sequence

All data for the '626812A are written or read in a burst fashion—that is, a single starting address is entered into the device and the '626812A internally accesses a sequence of locations based on that starting address. After the first access, some subsequent accesses can be at preceding, as well as succeeding, column addresses depending on the starting address entered. This sequence can be programmed to follow either a serial burst or an interleave burst (see Table 4, Table 5, and Table 6). The length of the burst can be programmed to be 1, 2, 4, or 8 accesses (see the section on setting the mode register). After a read burst is complete (as determined by the programmed-burst length), the outputs are in the high-impedance state until the next read access is initiated.

**Table 4. 2-Bit Burst Sequences** 

	INTERNAL COLUMN ADDRESS A							
	DECII	MAL	BINARY					
	START	2ND	START	2ND				
Ordal	0	1	0	1				
Serial	1	0	1	0				
latada	0	1	0	1				
Interleave	1	0	1	0				

**Table 5. 4-Bit Burst Sequences** 

		INTERNAL COLUMN ADDRESS A0-A1									
		DEC	IMAL			BIN	ARY				
	START	2ND	3RD	4TH	START	2ND	3RD	4TH			
	0	1	2	3	00	01	10	11			
Outel	1	2	3	0	01	10	11	00			
Serial	2	3	0	1	10	11	00	01			
	3	0	1	2	11	00	01	10			
	0	1	2	3	00	01	10	11			
lata da acca	1	0	3	2	01	00	11	10			
Interleave	2	3	0	1	10	11	00	01			
	3	2	1	0	11	10	01	00			

### burst sequence (continued)

**Table 6. 8-Bit Burst Sequences** 

		INTERNAL COLUMN ADDRESS A0 – A2														
		DECIMAL						BINARY								
	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	2	3	4	5	6	7	0	001	010	011	100	101	110	111	000
	2	3	4	5	6	7	0	1	010	011	100	101	110	111	000	001
Carial	3	4	5	6	7	0	1	2	011	100	101	110	111	000	001	010
Serial	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	6	7	0	1	2	3	4	101	110	111	000	001	010	011	100
	6	7	0	1	2	3	4	5	110	111	000	001	010	011	100	101
	7	0	1	2	3	4	5	6	111	000	001	010	011	100	101	110
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	0	3	2	5	4	7	6	001	000	011	010	101	100	111	110
	2	3	0	1	6	7	4	5	010	011	000	001	110	111	100	101
Interior	3	2	1	0	7	6	5	4	011	010	001	000	111	110	101	100
Interleave	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	4	7	6	1	0	3	2	101	100	111	110	001	000	011	010
	6	7	4	5	2	3	0	1	110	111	100	101	010	011	000	001
	7	6	5	4	3	2	1	0	111	110	101	100	011	010	001	000

### latency

The beginning data-out cycle of a read burst can be programmed to occur two or three CLK cycles after the read command (see the section on setting the mode register). This feature allows adjustment of the device so that it operates using the capability to latch the data output from the '626812A. The delay between the READ command and the beginning of the output burst is known as CAS latency. After the initial output cycle begins, the data burst occurs at the CLK frequency without any intervening gaps. Use of minimum read latencies is restricted, based on the maximum frequency rating of the '626812A.

There is no latency for data-in cycles (write latency). The first data-in cycle of a write burst is entered at the same rising edge of CLK that the WRT command is entered. The write latency is fixed and is not determined by the contents of the mode register.

### two-bank operation

The '626812A contains two independent banks that can be accessed individually or in an interleaved fashion. Each bank must be activated with a row address before it can be accessed. Each bank must then be deactivated before it can be activated again with a new row address. The bank-activate/row-address-entry command (ACTV) is entered by holding  $\overline{RAS}$  low,  $\overline{CAS}$  high,  $\overline{W}$  high, and A11 valid on the rising edge of CLK. A bank can be deactivated either automatically during a READ-P or a WRT-P command or by using bank-deactivate command (DEAC). Both banks can be deactivated at once by using the DCAB command (see Table 1 and the section on bank deactivation).

# TMS626812A 1 048 576 BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS691B - JULY 1997 - REVISED APRIL 1998

### two-bank row-access operation

The two-bank feature allows access of information on random rows at a higher rate of operation than is possible with a standard DRAM by activating one bank with a row address and, while the data stream is being accessed to/from that bank, activating the second bank with another row address. When the data stream to or from the first bank is completed, the data stream to or from the second bank can begin without interruption. After the second bank is activated, the first bank can be deactivated to allow the entry of a new row address for the next round of accesses. In this manner, operation can continue in an interleaved fashion. Figure 28 shows an example of two-bank row-interleaving read bursts with automatic deactivate for a CAS latency of 3 and a burst length of 8.

### two-bank column-access operation

The availability of two banks allows the access of data from random starting columns between banks at a higher rate of operation. After activating each bank with a row address (ACTV command), A11 can be used to alternate READ or WRT commands between the banks to provide gapless accesses at the CLK frequency, provided all specified timing requirements are met. Figure 25 is an example of two-bank column-interleaving read bursts for a CAS latency of three and a burst length of two.

### bank deactivation (precharge)

Both banks can be simultaneously deactivated (placed in precharge) by using the DCAB command. A single bank can be deactivated by using the DEAC command. The DEAC command is entered identically to the DCAB command except that A10 must be low and A11 is used to select the bank to be precharged (see Table 1). A bank can also be deactivated automatically by using A10 during a read or write command. If A10 is held high during the entry of a read or write command, the accessed bank (selected by A11) is automatically deactivated upon completion of the access burst. If A10 is held low during the entry of a read or write command, that bank remains active following the burst. The read and write commands with automatic deactivation are signified as READ-P and WRT-P, respectively.

### chip select (CS)

 $\overline{\text{CS}}$  can be used to select or deselect the '626812A for command entry, which might be required for multiple memory-device decoding. If  $\overline{\text{CS}}$  is held high on the rising edge of CLK (DESL command), the device does not respond to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , or  $\overline{\text{W}}$  until the device is selected again by holding  $\overline{\text{CS}}$  low on the rising edge of CLK. Any other valid command can be entered simultaneously on the same rising CLK edge of the select operation. The device can be selected/deselected on a cycle-by-cycle basis (see Table 1 and Table 2). The use of  $\overline{\text{CS}}$  does not affect an access burst that is in progress; the DESL command can restrict only  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{W}}$  inputs to the '626812A.

### data mask

The MASK command or its opposite, the data-in enable (ENBL) command (see Table 3), is performed on a cycle-by-cycle basis to gate any data cycle within a read burst or a write burst. The application of DQM to a write burst has no latency ( $n_{DID} = 0$  cycle), but the application of DQM to a read burst has a latency of  $n_{DOD} = 2$  cycles. During a write burst, if DQM is held high on the rising edge of CLK, the data input is ignored on that cyce. When DQM is held high at the rising edge of CLK during a read burst,  $n_{DOD}$  cycles later, the data goes to the high-impdeance state. Figure 16 and Figure 28 show examples of data-mask operations.

### CLK suspend/power-down mode

For normal device operation, CKE should be held high to enable CLK. If CKE goes low during the execution of a READ (READ-P) or WRT (WRT-P) operation, the state of the DQ bus at the immediate next rising edge of CLK is frozen at its current state, and no further inputs are accepted until CKE returns high. This is known




### **CLK** suspend/power-down mode (continued)

as a CLK-suspend operation and its execution indicates a HOLD command. The device resumes operation from the point where it was placed in suspension, beginning with the second rising edge of CLK after CKE returns high.

If CKE is brought low when no read or write command is in progress, the device enters power-down mode. If both banks are deactivated when power-down mode is entered, power consumption is reduced to a minimum. Power-down mode can be used during row-active or auto-refresh periods to reduce input buffer power. After power-down mode is entered, no further inputs are accepted until CKE returns high. To ensure that data in the device remains valid during the power-down mode, the self-refresh command (SLFR) must be executed concurrently with the power-down entry (PDE) command. When exiting power-down mode, new commands can be entered on the first CLK edge after CKE returns high, provided that the setup time (t<sub>CESP</sub>) is satisfied. Table 2 shows the command configuration for a CLK suspend/power-down operation. Figure 17, Figure 18, and Figure 31 show examples of the procedure.

### setting the mode register

The '626812A contains a mode register that must be programmed with the CAS latency, the burst type, and the burst length. This is accomplished by executing a mode-register set (MRS) command with the information entered on address lines A0-A9. A logic 0 must be entered on A7 and A8, but A10 and A11 are don't-care entries for the '626812A. When A9=1, the write-burst length is always 1. When A9=0, the write-burst length is defined by A0-A2. Figure 1 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the contents of the mode register are undefined and a valid MRS command is required for proper operation. The MRS command is executed by holding RAS,  $\overline{\sf CAS}$ , and  $\overline{\sf W}$  low, and the input-mode word valid on A0–A9 on the rising edge of CLK (see Table 1). The MRS command can be executed only when both banks are deactivated.



REGISTER BIT	WRITE-BURST	REG	ISTER B	CAS	
A9	LENGTH	A6	A5	A4	LATENCY <sup>‡</sup>
0	A2-A0 1	0	1 1	0	2 3

REG	ISTER B	BURST			
A2	A1	A0	LENGTH		
0	0	0	1		
0	0	1	2		
0	1	0	4		
0	1	1	8		

Figure 1. Mode-Register Programming



<sup>†</sup> All other combinations are reserved.

<sup>‡</sup> Refer to timing requirements for minimum valid-read latencies based on maximum frequency rating.

<sup>§</sup> All other combinations are reserved.

# TMS626812A 1 048 576 BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS691B - JULY 1997 - REVISED APRIL 1998

### refresh

The '626812A must be refreshed such that all 4096 rows are accessed within  $t_{REF}$  (see timing requirements) or data cannot be retained. Refresh can be accomplished by performing a series of ACTV and DEAC commands to every row in both banks, by performing 4096 auto-refresh (REFR) commands, or by placing the device in self-refresh mode. Regardless of the method used, all rows must be refreshed before  $t_{RFF}$  has expired.

### auto-refresh (REFR)

Before performing a REFR command, both banks must be deactivated (placed in precharge). To enter a REFR command,  $\overline{RAS}$  and  $\overline{CAS}$  must be low and  $\overline{W}$  must be high upon the rising edge of CLK (see Table 1). The refresh address is generated internally such that after 4096 REFR commands, both banks of the '626812A have been refreshed. The external address and bank select (A11) are ignored. The execution of a REFR command automatically deactivates both banks upon completion of the internal auto-refresh cycle, allowing consecutive REFR-only commands to be executed, if desired, without any intervening DEAC commands. The REFR commands do not necessarily have to be consecutive, but all 4096 must be completed before  $t_{RFF}$  expires.

### self refresh (SLFR)

To enter self refresh, both banks of the '626812A must first be deactivated and a SLFR command must be executed (see Table 2). The SLFR command is identical to the REFR command except that CKE is low. For proper entry of the SLFR command, CKE is brought low for the same rising edge of CLK that  $\overline{RAS}$  and  $\overline{CAS}$  are low and  $\overline{W}$  is high. CKE must be held low to stay in self-refresh mode. In the self-refresh mode, all refreshing signals are generated internally for both banks with all external signals (except CKE) being ignored. Data is retained by the device automatically for an indefinite period when power is maintained and power consumption is reduced to a minimum. To exit self-refresh mode, CKE must be brought high. New commands may be issued only after  $t_{RC}$  has expired. If CLK is made inactive during self refresh, it must be returned to an active and stable condition before CKE is brought high to exit self refresh (see Figure 19).

If the burst-refresh scheme is used, 4096 REFR commands must be executed prior to entering and upon exiting self-refresh. However, if the distributed-refresh scheme utilizing auto-refresh is used (for example, two rows every 32 microseconds), the first set of refreshes must be performed upon exiting self-refresh and before continuing with normal device operation. This ensures that the SDRAM is fully refreshed.

### interrupted bursts


A read burst or write burst can be interrupted before the burst sequence has been completed with no adverse effects to the operation. This is accomplished by entering certain superseding commands (see Table 7 and Table 8), provided that all timing requirements are met. A DEAC command is considered an interrupt only if it is issued to the same bank as the preceding READ or WRT command. The interruption of READ-P or WRT-P operations is not supported.



### interrupted bursts (continued)

**Table 7. Read-Burst Interruption** 


INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING READ BURST
READ, READ-P	Current output cycles continue until the programmed latency from the superseding READ (READ-P) command is met and new output cycles begin (see Figure 2).
WRT, WRT-P	The WRT (WRT-P) command immediately supersedes the read burst in progress. To avoid data contention, DQM must be high before the WRT (WRT-P) command to mask output of the read burst on cycles (n <sub>CCD</sub> -1), n <sub>CCD</sub> , and (n <sub>CCD</sub> +1), assuming that there is any output on these cycles (see Figure 3).
DEAC, DCAB	The DQ bus is in the high-impedance state when n <sub>HZP</sub> cycles are satisfied or when the read burst completes, whichever occurs first (see Figure 4).



NOTE A: For these examples, assume CAS latency = 3 and burst length = 4.


Figure 2. Read Burst Interrupted by Read Command

### interrupted bursts (continued)



- NOTES: A. For this example, assume CAS latency = 3 and burst length = 4.
  - B. DQM must be high to mask output of the read burst on cycles  $(n_{CCD} 1)$ ,  $n_{CCD}$ , and  $(n_{CCD} + 1)$ .

Figure 3. Read Burst Interrupted by Write Command



NOTE A: For this example, assume CAS latency = 3 and burst length = 4.


Figure 4. Read Burst Interrupted by DEAC Command



### interrupted bursts (continued)

**Table 8. Write-Burst Interruption** 


INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING WRITE BURST
READ, READ-P	Data in on the previous cycle is written; however, no further data in is accepted (see Figure 5).
WRT, WRT-P	The new WRT (WRT-P) command and data in immediately supersede the write burst in progress (see Figure 6).
DEAC, DCAB	The DEAC/DCAB command immediately supersedes the write burst in progress. DQM must be used to mask the DQ bus such that the write recovery specification (twR) is not violated by the interrupt (see Figure 7).



NOTE A: For these examples, assume CAS latency = 3 and burst length = 4.


Figure 5. Write Burst Interrupted by Read Command

### interrupted bursts (continued)



NOTE A: For this example, assume burst length = 4.

Figure 6. Write Burst Interrupted by Write Command



NOTE A: For this example, assume burst length = 4.

Figure 7. Write Burst Interrupted by DEAC/DCAB Command

### power-up sequence

Device initialization should be performed after a power up to the full V<sub>CC</sub> level. After power is established, a 200-μs interval is required (with no inputs other than CLK). After this interval, both banks of the device must be deactivated. Eight REFR commands must be performed and the mode register must be set to complete the device initialization.



# TMS626812A 1 048 576 BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS691B - JULY 1997 - REVISED APRIL 1998

### absolute maximum ratings over ambient temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	. $-0.5\ V$ to 4.6 $V$
Supply voltage range for output drivers, V <sub>CCQ</sub>	. $$ – 0.5 V to 4.6 V
Voltage range on any pin (see Note 1)	. $$ – 0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation	$\dots \dots $
Ambient temperature range, T <sub>A</sub>	$\dots$ $$ 0°C to 70°C
Storage temperature range, T <sub>stq</sub>	– 55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	3	3.3	3.6	V
Vccq	Supply voltage for output drivers	3	3.3	3.6	V
VSS	Supply voltage		0		V
VSSQ	Supply voltage for output drivers		0		V
VIH	High-level input voltage	2		V <sub>CC</sub> + 0.3	V
$V_{IL}$	Low-level input voltage (see Note 2)	- 0.3		0.8	V
TA	Ambient temperature	0		70	°C

NOTE 2:  $V_{IL} MIN = -1.5 V$  ac (pulse width  $\leq 5 ns$ )

NOTE 1: All voltage values are with respect to VSS.

# electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 3)

$  OH = -2 \text{ mA} $ $  OL = 2 \text{ mA} $ $  OV \le V_{I} \le V_{CC} + 0.3 \text{ V}, $ $  OV \le V_{I} \le V_{CC} + 0.3 \text{ V}, $ $  OV \le V_{I} \le V_{CC} + 0.3 \text{ V}, $ $  OV \le V_{I} \le V_{CC} + 0.3 \text{ V}, $ $  OV \le V_{I} \le V_{CC} + 0.3 \text{ V}, $ $  OH^{I} OL = 0 \text{ mA}, \text{ 1 bank ac} $			ON COLLEGE		'626812A-10	
High-level output voltage   10H = −2 mA		rarameter	IEST CONDITIONS			
	МОН	High-level output voltage	IOH = -2 mA		2.4	>
Input current (leakage)   20 ≤ V  ≤ VCC + 0.3 V, All other pins = 0 ∨ to VCC   240   2	VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA		0.4	
Output current (leakage)         O V ≤ VO⊆ + 0.3 V, Output disabled         Output current (leakage)         ±10           Poerating current (leakage)         Burst length = 1, IRC ≥ IRC MIN (DAL = 0 mA, 1 bank activated (see Note 4))         CAS latency = 2         95           Prechatige standby current in power-down mode         CKE ≤ VIL MAX, LCK = ∞ (see Note 5)         CKE ≥ VIL MAX, LCK = ∞ (see Note 5)         2           NS         Prechatige standby current in non-power-down mode         CKE ≥ VIL MAX, LCK = ∞ (see Note 5)         2           NS         A citive standby current in non-power-down mode         CKE ≥ VIL MAX, LCK = ∞ (see Note 5)         2           NS         A citive standby current in non-power-down mode         CKE ≥ VIL MAX, LCK = ∞ (see Note 5)         3           NS         A citive standby current in non-power-down mode         CKE ≥ VIL MAX, LCK = ∞ (see Note 5)         3           NS         A citive standby current in non-power-down mode         CKE ≥ VIL MAX, LCK = ∞ (see Note 5)         3           NS         A citive standby current in non-power-down mode         CKE ≥ VIL MAX, LCK = ∞ (see Note 5)         A citive standby current           NS         A citive standby current         CKE ≥ VIL MAX, LCK = ∞ (see Note 5)         CAS latency = 2           NS         A citive standby current         CKE ≥ VIL MAX         CAS latency = 2         8           NS	<u></u>	Input current (leakage)		Vcc	±10	
A perating current         Burst length = 1, tRC ≥ tRC MIN LOH = 10 MA, 1 bank activated (see Note 4)         CAS latency = 2 MIN LOH = 10 MA, 10 mA, 10 mA activated (see Note 5)         CAS latency = 3 MIN LOH = 10 MA, 10 mA activated (see Note 5)         Precharge standby current in power-down mode         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = 15 ns (see Note 6)         CKE ≥ VIL MAX, 1CK = ∞ (see Note 6)         CKE ≥ VIL MAX, 1CK = ∞ (see Note 6)         CKE ≥ VIL MAX, 1CK = ∞ (see Note 6)         CKE ≥ VIL MAX, 1CK = ∞ (see Note 6)         CKE ≥ VIL MAX, 1CK = ∞ (see Note 6)         CKE ≥ VIL MAX, 1CK = ∞ (see Note 6)         CKE ≥ VIL MAX, 1CK = ∞ (see Note 6)         CKE ≥ VIL MAX, 1CK = ∞ (see Note 6)         CKE ≥ VIL MAX, 1CK = ∞ (see Note 6)         CKE ≥ VIL MAX, 1CK = ∞ (see Note 6)         CKE ≥ VIL MAX	0	Output current (leakage)			±10	
Operating current         UoH/IOL = 0 mA, 1 bank activated (see Note 4)         CAS latency = 3         105           Sepectaring current         CKE ≤ VIL MAX, 1CK = 15 ns (see Note 5)         2         2           Vecharge standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         25           Value standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         3           Value standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         3           Name at current         Active standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         100           Name at current         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         100           Auto-refresh current         Page burst, 1OH/IOL = 0 mA         CAS latency = 2         85           Auto-refresh current         IRC ≤ 1RC MIN         CAS latency = 3         95           Self-refresh current         CKE ≤ VIL MAX         CKE ≤ VIL MAX         CAS latency = 3         95	_		Burst length = 1, tRC ≥ tRC MIN	CAS latency = 2	96	
Necharge standby current in power-down mode         CKE ≤ VIL MAX, tCK = 15 ns (see Note 5)         2         2           NS         Precharge standby current in non-power-down mode         CKE ≥ VIH MIN, tCK = 15 ns (see Note 5)         CKE ≥ VIH MIN, tCK = 15 ns (see Note 5)         25           NS         Active standby current in non-power-down mode         CKE ≥ VIH MIN, tCK = 15 ns (see Note 5)         30           NS         Active standby current in non-power-down mode         CKE ≥ VIH MIN, tCK = 15 ns (see Note 5)         30           NS         Active standby current in non-power-down mode         CKE ≥ VIH MIN, tCK = 15 ns (see Note 5)         10           NS         Active standby current in non-power-down mode         CKE ≥ VIH MIN, tCK = 15 ns (see Note 5)         10           NS         Active standby current in non-power-down mode         CKE ≥ VIH MIN, tCK = 15 ns (see Note 5)         10           NS         Active standby current         Page burst, IOH/IOL = 0 mA         CKE ≥ VIH MIN, tCK = 15 ns (see Note 5)         10           Auto-refresh current         Recompletes burst, IOH/IOL = 0 mA         CAS latency = 2         85           Auto-refresh current         CKE ≤ VIL MAX         CKE ≤ VIL MAX	ICC1	Operating current	IOH/IOL = 0 mA, 1 bank activated (see Note 4)	CAS latency = 3	105	
Name         CKE and CLK ≤ VIL MAX, 1CK = ∞ (see Note 6)         2           Active standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         25           Active standby current in non-power-down mode         CKE ≤ VIH MIN, 1CK = 15 ns (see Note 6)         25           Active standby current in non-power-down mode         CKE = VIH MIN, 1CK = 15 ns (see Note 5)         30           Active standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         30           Active standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         10           Active standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         10           Active standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         10           Active standby current         Page burst, 1OH/IOL = 0 mA         CAS latency = 2         10           Auto-refresh current         RCE ≥ VIH MIN, 1CK = ∞ (see Note 7)         CAS latency = 3         85           Auto-refresh current         CAS latency = 3         95           Self-refresh current         CKE ≤ VIL MAX         CAS latency = 3         95	ICC2P		CKE $\leq V_{IL}$ MAX, t <sub>CK</sub> = 15 ns (see Note 5)		2	
VEALURATION (CME ≥ VIH MIN), 1CK = 15 ns (see Note 5)         CKE ≥ VIH MIN), 1CK = 15 ns (see Note 6)         25           A ctive standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         33           NS         Active standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         30           NS         Active standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = 15 ns (see Note 5)         Active standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = VIL MAX, 1CK = ∞ (see Note 5)         Active standby current in non-power-down mode         Active standby current in non-power-down mode         CKE ≥ VIH MIN, 1CK = VIL MAX, 1CK = ∞ (see Note 5)         Active standby current in non-power-down mode         Active ≥ VIH MIN, 1CK = VIL MAX, 1CK = ∞ (see Note 5)         Active Statency = 2         Active Statency = 3         Active S	ICC2PS	Precharge standby current in power-down mode	CKE and CLK $\leq$ V <sub>IL</sub> MAX, t <sub>CK</sub> = $\infty$ (see Note 6)		2	
	ICC2N		CKE ≥ V <sub>IH</sub> MIN, t <sub>CK</sub> = 15 ns (see Note 5)		25	
Active standby current in power-down mode         CKE and CLK ≤ V <sub>IL</sub> MAX, tCK = ∞ (see Note б)         See Note б)         30           NS         Active standby current in non-power-down mode         CKE ≥ V <sub>IH</sub> MIN, tCK = 15 ns (see Note б)         CAS latency = 2         100           NS         Burst current         Page burst, IOH/IOL = 0 mA         CAS latency = 2         130           Auto-refresh current         tRC ≤ tRC MIN         CKE ≤ V <sub>IL</sub> MAX         CAS latency = 2         85           Auto-refresh current         CKE ≤ V <sub>IL</sub> MAX         CKE ≤ V <sub>IL</sub> MAX         CAS latency = 3         95	lcc2NS	Precharge standby current in non-power-down mode	ΛI	te 6)	2	
Active standby current in power-down mode  CKE and CLK $\le$ VIL MAX, $t_{CK} = \infty$ (see Note 6)  CKE $\ge$ VIH MIN, $t_{CK} = 15$ ns (see Note 5)  CKE $\ge$ VIH MIN, $t_{CK} = 15$ ns (see Note 5)  CKE $\ge$ VIH MIN, $t_{CK} = 15$ ns (see Note 5)  Burst current  Burst current  All banks activated, $n_{CCD} = 1$ cycle (see Note 7)  CAS latency $= 2$ 85  Auto-refresh current  CKE $\ge$ VIL MAX	Iccap	A - Ch	CKE ≤ V <sub>IL</sub> MAX, t <sub>CK</sub> = 15 ns (see Note 5)		3	
A Active standby current in non-power-down modeCKE $\geq$ VIH MIN, tCK = 15 ns (see Note 5)30AS Active standby current in non-power-down modeCKE $\geq$ VIH MIN, CLK $\leq$ VIL MAX, tCK = $\infty$ (see Note 5)CAS latency = 2100Burst current All banks activated, nCCD = 1 cycle (see Note 7)CAS latency = 3130Auto-refresh current Active fresh current CKE $\leq$ VIL MAXCKE $\leq$ VIL MAXCKE $\leq$ VIL MAX	lcc3PS	Active standby current in power-down mode	CKE and CLK $\leq$ V <sub>IL</sub> MAX, t <sub>CK</sub> = $\infty$ (see Note 6)		3	
Active standby current in non-power-down mode	Iccan		ΛI		30	_
Burst current         Page burst, IOH/IOL = 0 mA All banks activated, nCCD = 1 cycle (see Note 7)         CAS latency = 2 CAS latency = 3         100           Auto-refresh current         IRC = tpc MIN         CAS latency = 2         85           Self-refresh current         CKE = VIL MAX         AX	Icc3NS	Active standby current in non-power-down mode	CKE $\geq V_{IH}$ MIN, CLK $\leq V_{IL}$ MAX, $t_{CK} = \infty$ (see Note	te 6)	10	
Burst current Burst currentAll banks activated, $n_{CCD} = 1$ cycle (see Note 7)CAS latency = 3130Auto-refresh current $R_{CC} = R_{CC} $			Page burst, IOH/IOL = 0 mA	CAS latency = $2$	100	
Auto-refresh current trefresh current CKE $\leq$ $^{1}$ CCK $\leq$ CCK $\leq$ $^{1}$ CCK $\leq$ CCK $\leq$ $^{1}$ CCK $\leq$ CCK $\leq$ $^{1}$ CCK $\leq$ C	ICC4	burst current	All banks activated, nCCD = 1 cycle (see Note 7)	CAS latency = 3	130	
Auto-refresh current RC $\leq$ 4RC MiN CAS latency = 3 95 Self-refresh current CKE $\leq$ $V_{\rm LL}$ MAX 2		,	INITIAL TO A STATE OF THE STATE	CAS latency = $2$	85	
Self-refresh current CKE $\leq V_{\text{LL}}$ MAX	ICC5	Auto-reiresn current	TRC ≤ TRC MIIN	CAS latency = 3	96	
	lcc6	Self-refresh current	CKE ≤ V <sub>IL</sub> MAX		2	

An specifications apply to the device after power-up initialization. All control, DQ, and address inputs change state only twice during tRC. Control, DQ, and address inputs change state only once every 30 ns. Control, DQ, and address inputs do not change (stable). Control, DQ, and address inputs change state only once every cycle.

4. 3. 9. 7.

### capacitance over recommended ranges of supply voltage and ambient temperature, f = 1 MHz (see Note 8)

	PARAMETER	MIN	MAX	UNIT
C <sub>i(S)</sub>	Input capacitance, CLK		4	pF
C <sub>i(AC)</sub>	Input capacitance, A0 – A11, CS, DQM, RAS, CAS, W		5	pF
C <sub>i(E)</sub>	Input capacitance, CKE		5	pF
Co	Output capacitance		6.5	pF

NOTE 8:  $V_{CC} = 3.3 \pm 0.3 \text{ V}$  and bias on pins under test is 0 V.

# ac timing requirements†‡

		'62681	2A-10	
		MIN	MAX	UNIT
tCK2	Cycle time, CLK, CAS latency = 2	15		ns
tCK3	Cycle time, CLK, CAS latency = 3	10		ns
tCH	Pulse duration, CLK high	3		ns
tCL	Pulse duration, CLK low	3		ns
tAC2	Access time, CLK high to data out, CAS latency = 2 (see Note 9)		7	ns
t <sub>AC3</sub>	Access time, CLK high to data out, CAS latency = 3 (see Note 9)		7	ns
<sup>t</sup> OH	Hold time, CLK high to data out	3		ns
tLZ	Delay time, CLK high to DQ in low-impedance state (see Note 10)	2		ns
tHZ	Delay time, CLK high to DQ in high-impedance state (see Note 11)		8	ns
tIS	Setup time, address, control, and data input	3		ns
tIH	Hold time, address, control, and data input	1		ns
tCESP	Power-down/self-refresh exit time (see Note 12)	10		ns
tRAS	Delay time, ACTV command to DEAC or DCAB command	50	100 000	ns
tRC	Delay time, ACTV, REFR, or SLFR exit to ACTV, MRS, REFR, or SLFR command	80		ns
tRCD	Delay time, ACTV command to READ, READ-P, WRT, or WRT-P command (see Note 13)	30		ns
tRP	Delay time, DEAC or DCAB command to ACTV, MRS, REFR, or SLFR command	30		ns
tRRD	Delay time, ACTV command in one bank to ACTV command in the other bank	20		ns
tRSA	Delay time, MRS command to ACTV, MRS, REFR, or SLFR command	20		ns
t <sub>APR</sub>	Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command	t <sub>RP</sub> – (CL	-1) * t <sub>CK</sub>	ns

<sup>&</sup>lt;sup>†</sup> See Parameter Measurement Information for load circuits.

- NOTES: 9. tAC is referenced from the rising transition of CLK that precedes the data-out cycle. For example, the first data-out tAC is referenced from the rising transition of CLK0 that is CAS latency minus one cycle after the READ command. Access time is measured at output reference level 1.4 V.
  - 10. t<sub>I 7</sub> is measured from the rising transition of CLK that is CAS latency minus one cycle after the READ command.
  - 11. tHZ MAX defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
  - 12. See Figure 18 and Figure 19.
  - 13. For read or write operations with automatic deactivate, t<sub>RCD</sub> must be set to satisfy minimum t<sub>RAS</sub>.



<sup>&</sup>lt;sup>‡</sup> All references are made to the rising transition of CLK, unless otherwise noted.

# TMS626812A 1 048 576 BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY SMOS691B - JULY 1997 - REVISED APRIL 1998

# ac timing requirements<sup>†‡</sup> (continued)

		'62681	2A-10	
		MIN	MAX	UNIT
t <sub>APW</sub>	Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command	t <sub>RP</sub> +	tCK	ns
tWR	Delay time, final data in of WRT operation to DEAC or DCAB command	10		ns
tŢ	Transition time (see Note 14)	1	5	ns
t <sub>REF</sub>	Refresh interval		64	ms
nCCD	Delay time, READ or WRT command to an interrupting command	1		cycle
nCDD	Delay time, $\overline{CS}$ low or high to input enabled or inhibited	0	0	cycle
nCLE	Delay time, CKE high or low to CLK enabled or disabled	1	1	cycle
nCML	Delay time, final data in of WRT operation to READ, READ-P, WRT, WRT-P	1		cycle
nDID	Delay time, ENBL or MASK command to enabled or masked data in	0	0	cycle
nDOD	Delay time, ENBL or MASK command to enabled or masked data out	2	2	cycle
n <sub>HZP2</sub>	Delay time, DEAC or DCAB command to DQ in high-impedance state, CAS latency = 2		2	cycle
nHZP3	Delay time, DEAC or DCAB command to DQ in high-impedance state, CAS latency = 3		3	cycle
nWCD	Delay time, WRT command to first data in	0	0	cycle

<sup>†</sup> See Parameter Measurement Information for load circuits.

NOTE 14: Transition time,  $t_T$ , is measured between  $V_{IH}$  and  $V_{IL}$ .



<sup>&</sup>lt;sup>‡</sup> All references are made to the rising transition of CLK, unless otherwise noted.

### PARAMETER MEASUREMENT INFORMATION

The ac timing measurements are based on signal rise and fall times equal to 1 ns ( $t_T = 1$  ns) and a midpoint reference level of 1.4 V for LVTTL. For signal rise and fall times greater than 1 ns, the reference level should be changed to  $V_{IH}$  MIN and  $V_{IL}$  MAX instead of the midpoint level. All specifications referring to READ commands are also valid for READ-P commands unless otherwise noted. All specifications referring to WRT commands are also valid for WRT-P commands unless otherwise noted. All specifications referring to consecutive commands are specified as consecutive commands for the same bank unless otherwise noted.




Figure 8. LVTTL-Load Circuit




Figure 9. Input-Attribute Parameters




Figure 10. Output Parameters





Figure 11. Command-to-Command Parameters




### PARAMETER MEASUREMENT INFORMATION




NOTE A: For this example, assume CAS latency = 3 and burst length = 4.

Figure 12. Read Followed by Deactivate



NOTE A: For this example, assume CAS latency = 3 and burst length = 1.

Figure 13. Read With Auto-Deactivate



NOTE A: For this example, assume burst length = 1.

Figure 14. Write Followed By Deactivate





Figure 15. Write With Auto-Deactivate



NOTE A: For this example, assume CAS latency = 3 and burst length = 4.

Figure 16. DQ Masking






Figure 17. CLK-Suspend Operation





Figure 18. Power-Down Operation










Figure 19. Self-Refresh Operation



			t Column-address sequence depends on programmed burst type and starting column address C0 (see Table 5). NOTE A: This example illustrates minimum t <sub>RCD</sub> for the '626812A-10 at 100 MHz.
	р	C0 + 3	type and st
BURST CYCLET	C	C0 C0+1 C0+2 C0+3	med burst for the '62
BURST	q	C0 + 1	n program num tRCD
	а	00	lepends o ates minir
ROW	ADDR	RO	equence d nple illustr
BANK	(D/Q) (B/T) ADDR	⊥	address s This exar
BURST	(D/Q)	Ø	† Column- NOTE A:

Figure 20. Read Burst (CAS latency = 3, burst length = 4)



BURST TYPE	BANK	ROW				BURST	BURST CYCLET			
(D/Q)	(B/T)	ADDR	а	q	၁	р	ө	f	g	ч
D	⊢	RO	CO	C0 C0+1 C0+2 C0+3 C0+4 C0+5 C0+6 C0+7	C0 + 2	C0+3	C0 + 4	C0 + 5	9 + 0O	C0 + 7
† Column-	address s	eguence d	epends o	Column-address sequence depends on programmed burst type and starting column address CO (see Table 6).	med burst	type and s	tarting col	umn addre	ss CO (see	Table 6).

I Column-address sequence depends on programmed burst type and starting column address CU (see NOTE A: This example illustrates minimum tRCD for the '626812A-10 at 100 MHz.

Figure 21. Write Burst (burst length = 8)










Figure 23. Read-Write Burst With Automatic Deactivate (CAS latency = 3, burst length = 8)


### PARAMETER MEASUREMENT INFORMATION C1+7 ٥ C1+6 0 C1+5 ⊆ C1+4 Ε C1+3 C1+2 ¥ † Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 6). NOTE A: This example illustrates minimum t<sub>RCD</sub> for the '626812A-10 at 100 MHz. C1+1 **BURST CYCLET** $\mathcal{S}$ 0 C0+7 Ч C0+6 6 C0+5 C0+4 Ф C0+3 Ф C0+2 ပ READ T C0+1 Q $_{\rm S}$ $\boldsymbol{\sigma}$ ACTV T ADDR ROW 88 RO BANK (B/T) DOM A10 A0-A9 RAS A11 CS CKE ∣≥ ğ TYPE (D/Q) ØΔ
















Figure 27. Write-Burst Bank T, Read-Burst Bank B With Automatic Deactivate (CAS latency = 3, burst length = 4)






Figure 28. Data Mask (CAS latency = 3, burst length = 4)







### \_\_\_\_\_














# device symbolization






### **MECHANICAL DATA**

### DGE (R-PDSO-G44)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated