



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
				TO-39	TO-92	TO-243AA*	Die†
20V	1.8Ω	1.6V	2.0A	TN0102N2	TN0102N3	—	TN0102ND
40V	1.8Ω	1.6V	2.0A	TN0104N2	TN0104N3	—	TN0104ND
40V	2.0Ω	1.6V	2.0A	—	—	TN0104N8	—

* Same as SOT-89. Product supplied on 2000 piece carrier tape reels.

† MIL visual screening available

Features

- Low threshold —1.6V max.
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

Applications

- Logic level interfaces – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


* For TO-39 and TO-92, distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation @ T _C = 25°C	θ _{jc} °C/W	θ _{ja} °C/W	I _{DR} * A	I _{DRM} A
TO-39	1.25A	2.90A	3.5W	35	125	1.25A	2.90A
TO-92	0.80A	2.40A	1.0W	125	170	0.80A	2.40A
TO-243AA	1.40A	2.90A	1.6W†	15	78†	1.40A	2.90A

* I_D (continuous) is limited by max rated T_j.

† T_A = 25°C. Mounted on FR5 Board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)



Symbol	Parameter		Min	Typ	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage		TN0104	40		V	V _{GS} = 0V, I _D = 1.0mA	
			TN0102	20				
V _{GS(th)}	Gate Threshold Voltage		0.6		1.6	V	V _{GS} = V _{DS} , I _D = 500μA	
ΔV _{GS(th)}	Change in V _{GS(th)} with Temperature			-3.8	-5.0	mV/°C	V _{GS} = V _{DS} , I _D = 1.0mA	
I _{GSS}	Gate Body Leakage			0.1	100	nA	V _{GS} = ±20V, V _{DS} = 0V	
I _{DSS}	Zero Gate Voltage Drain Current				1	μA	V _{GS} = 0V, V _{DS} = Max Rating	
					100	μA	V _{GS} = 0V, V _{DS} = 0.8 Max Rating T _A = 125°C	
I _{D(ON)}	ON-State Drain Current			0.35			V _{GS} = 3V, V _{DS} = 20V V _{GS} = 5V, V _{DS} = 20V V _{GS} = 10V, V _{DS} = 20V	
				0.5	1.1	A		
				2.0	2.6			
R _{DS(ON)}	Static Drain-to-Source ON-State Resistance	All Packages		5.0			V _{GS} = 3V, I _D = 50mA	
				2.3	2.5	Ω	V _{GS} = 5V, I _D = 250mA	
			TO-39, TO-92	1.5	1.8		V _{GS} = 10V, I _D = 1A	
			TO-243AA		2.0		V _{GS} = 10V, I _D = 1A	
ΔR _{DS(ON)}	Change in R _{DS(ON)} with Temperature			0.7	1.0	%/°C	V _{GS} = 10V, I _D = 1A,	
G _{FS}	Forward Transconductance		0.34	0.45		Ω	V _{DS} = 20V, I _D = 0.5A	
C _{ISS}	Input Capacitance				70		pF V _{GS} = 0V, V _{DS} = 20V f = 1 MHz	
C _{OSS}	Common Source Output Capacitance				50			
C _{RSS}	Reverse Transfer Capacitance				15			
t _{d(ON)}	Turn-ON Delay Time			3.0	5.0		ns V _{DD} = 20V, I _D = 1A R _{GEN} = 25Ω	
t _r	Rise Time			7.0	8.0			
t _{d(OFF)}	Turn-OFF Delay Time			6.0	9.0			
t _f	Fall Time			5.0	8.0			
V _{SD}	Diode Forward Voltage Drop	TO-39, TO-92		1.2	1.8	V	V _{GS} = 0V, I _{SD} = 1.0A	
		TO-243AA			2.0		V _{GS} = 0V, I _{SD} = 0.5A	
t _{rr}	Reverse Recovery Time			300		ns	V _{GS} = 0V, I _{SD} = 1A	

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)


2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit




Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

