



## N-Channel Enhancement-Mode Vertical DMOS Power FETs

### Ordering Information

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package		
			TO-39	TO-92	DICE
20V	1.8Ω	2.0A	TN0102N2	TN0102N3	TN0102ND
40V	1.8Ω	2.0A	TN0104N2	TN0104N3	TN0104ND

### Features

- Low threshold
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on resistance
- Freedom from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

### Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.


Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Applications

- Logic level interface
- Solid state relays
- Battery operated systems
- Photo voltaic drive
- Analog switch
- General purpose line driver

### Package Options

(Note 1)



### Absolute Maximum Ratings

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\*Distance of 1.6 mm from case for 10 seconds.

# Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)*	Power Dissipation @ $T_C = 25^\circ\text{C}$	$\theta_{jC}$ $^\circ\text{C/W}$	$\theta_{jA}$ $^\circ\text{C/W}$	$I_{DR}$	$I_{DRM}^*$
TO-39	1.25A	2.90A	3.5W	125	35	1.25A	2.90A
TO-92	0.80A	2.40A	1.0W	170	125	0.80A	2.40A

\*  $I_D$  (continuous) is limited by max rated  $T_j$ .

# Electrical Characteristics (@ 25°C unless otherwise specified)


(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	TN0104	40		V	$V_{GS} = 0, I_D = 1.0\text{mA}$
		TN0102	20			
$V_{GS(th)}$	Gate Threshold Voltage	0.6		1.6	V	$V_{GS} = V_{DS}, I_D = 500\mu\text{A}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-3.8	-5.0	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}, I_D = 1.0\text{mA}$
$I_{GSS}$	Gate Body Leakage		0.1	100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$
$I_{DSS}$	Zero Gate Voltage Drain Current			1	$\mu\text{A}$	$V_{GS} = 0, V_{DS} = \text{Max Rating}$
				100	$\mu\text{A}$	$V_{GS} = 0, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(ON)}$	ON-State Drain Current		0.5		A	$V_{GS} = 3\text{V}, V_{DS} = 25\text{V}$
			0.5	0.8		$V_{GS} = 5\text{V}, V_{DS} = 25\text{V}$
			2.0	2.8		$V_{GS} = 10\text{V}, V_{DS} = 25\text{V}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		5.0		$\Omega$	$V_{GS} = 3\text{V}, I_D = 50\text{mA}$
			2.3	2.5		$V_{GS} = 5\text{V}, I_D = 250\text{mA}$
			1.5	1.8		$V_{GS} = 10\text{V}, I_D = 1\text{A}$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.7	1.0	%/ $^\circ\text{C}$	$I_D = 1\text{A}, V_{GS} = 10\text{V}$
$G_{FS}$	Forward Transconductance	0.34	0.45		$\text{S}$	$V_{DS} = 25\text{V}, I_D = 0.5\text{A}$
$C_{ISS}$	Input Capacitance		45	60	pF	$V_{GS} = 0, V_{DS} = 25\text{V}$ $f = 1 \text{ MHz}$
$C_{OSS}$	Common Source Output Capacitance		20	25		
$C_{RSS}$	Reverse Transfer Capacitance		2	5		
$t_{d(ON)}$	Turn-ON Delay Time		3	5	ns	$V_{DD} = 25\text{V}, I_D = 1\text{A}$ $R_S = 50\Omega$
$t_r$	Rise Time		7	8		
$t_{d(OFF)}$	Turn-OFF Delay Time		6	9		
$t_f$	Fall Time		5	8		
$V_{SD}$	Diode Forward Voltage Drop		1.2	1.8		
$t_{rr}$	Reverse Recovery Time		300		ns	$I_{SD} = 1\text{A}, V_{GS} = 0$

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

Note 2: All A.C. parameters sample tested.


# Switching Waveforms and Test Circuit




# Typical Performance Curves

TN01L


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics

