

87C196CA/87C196CB 20 MHz ADVANCED 16-BIT CHMOS MICROCONTROLLER WITH INTEGRATED CAN 2.0

Express

Advance Information Datasheet

Product Features

- -40°C to +85°C Ambient
- High Performance CHMOS 16-Bit CPU
- Up to 32 Kbytes of On-Chip EPROM
- Up to 1 Kbyte of On-Chip Register RAM
- Up to 512 Bytes of Additional RAM (Code RAM)
- Register-Register Architecture
- 8 Channel/10-Bit A/D with Sample/Hold
- 37 Prioritized Interrupts
- Up to Seven 8-Bit (56) I/O Ports
- Full Duplex Serial I/O Port
- Dedicated Baud Rate Generator
- Interprocessor Communication Slave Port
- Selectable Bus Timing Modes for Flexible Interfacing
- Oscillator Fail Detection Circuitry

- High Speed Peripheral Transaction Server (PTS)
- Two Dedicated 16-Bit High-Speed Compare Registers
- 10 High Speed Capture/Compare (EPA)
- Full Duplex Synchronous Serial I/O Port (SSIO)
- Two Flexible 16-Bit Timer Counters
- Quadrature Counting Inputs
- Flexible 8-/16-Bit External Bus (Programmable)
- Programmable Bus (HLD/HLDA)
- 1.4 μs 16 x 16 Multiply
- 2.4 μs 32/16 Divide
- 68-Pin PLCC Package for 87C196CA
- 84-Pin PLCC Package for 87C196CB
- 20 MHz Operation

www.DataSheet.in

Notice: This document contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local Intel sales office that you have the latest datasheet before finalizing a design.

Order No: 273151-003 August 2004



www.DataSheet.in

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Product may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

AlertVIEW, AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Connect, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, 1386, i486, i960, iCOMP, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play logo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, LANDesk, LanRover, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, Shiva, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, Trillium, VoiceBrick, Vtune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.



Contents

1.0	IN	NTRODUCTION				
2.0	В	LOCK I	DIAGRAM	2		
3.0	PROCESS INFORMATION					
4.0	P	IN DESC	CRIPTIONS	6		
5.0	E	LECTRI	ICAL CHARACTERISTICS	11		
	5.1	DC CF 5.1.1	HARACTERISTICS	14 14		
	5.2	AC CH 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 5.2.6	HARACTERISTICS Test Conditions 87C196CA/87C196CB - Express Timings 87C196CB Timings 8xC196CB Timings 8xC196CB AC Characteristics - Slave Port			
	5.3		Explanation of AC Symbols	25		
	5.4		HARACTERISTICS - Serial Port - Shift Register Mode			
	_	5.4.4	87C196CA DESIGN CONSIDERATIONS			
6.0	DATASHEET REVISION HISTORY34					



Figures

Tables

1	8XC196CB Block Diagram	2
2	The 87C196CA/87C196CB - Express Family Nomenclature	3
3	84-Pin PLCC xx87C196CB Diagram	4
4	68-Pin PLCC xx87C196CA Diagram	5
5	Chip Configuration Registers	10
6	87C196CA I _{CC} vs Frequency	13
7	87C196CB I _{CC} vs Frequency	13
8	87C196CA/87C196CB - Express System Bus Timing	17
9	87C196CA/87C196CB - Express Ready Timings (One Wait State)	18
10	87C196CB Buswidth Timings	
11	87C196CB HOLD#/HOLDA# Timings	19
12	Slave Port Waveform - (SLPL = 0)	20
13	Slave Port Waveform - (SLPL = 1)	21
14	Synchronous Serial Port	23
15	External Clock Drive Waveforms	24
16	Input Test Conditions	24
17	Output Test Conditions	24
18	Slave Programming Mode Data Program Mode with Single Program Pulse	26
19	Slave Programming Mode in Word Dump or Data Verify Mode	
	with Auto Increment	27
20	Slave Programming Mode Timing in Data Program Mode	
	with Repeated Program Pulse and Auto Increment	27
21	Waveform - Serial Port - Shift Register Mode 0	28
22	AD_TIME 1FAFH:Byte	29
1	Device Overview	
2	Pin Descriptions	
3	87C196CB Memory Map	
4	87C196CA Memory Map	
5	DC Characteristics (Under Listed Operating Conditions)	
6	AC Characteristics the 87C196CA/87C196CB - Express Meets	
7	AC Characteristics System Must Meet to Work	17
,	with 87C196CA/87C196CB - Express	16
8	8xC196CB HOLD#/HOLDA# Timings	
	(Over Specified Operation Conditions)	19
9	Slave Port Timing - (SLPL = 0, 1, 2, 3)	
10	Slave Port Timing - (SLPL = 1, 2, 3)	
11	Normal Master/Slave Operation	
12	Handshake Operation	
13	External Clock Drive	
14	Explanation of AC Symbols	
15	AC EPROM Programming Characteristics	
16	DC EPROM Programming Characteristics	
17	Serial Port Timing - Shift Register Mode	
18	10-Bit Mode A/D Operating Conditions	
19	10-Bit Mode A/D Characteristics (Using Above Operating Conditions)	
20	8-Bit Mode A/D Operating Conditions	



1.0 INTRODUCTION

The 87C196CA/87C196CB - *Express* are members of the MCS[®] 96 microcontroller family. These devices are based upon the MCS 96 Kx/Jx microcontroller product families with enhancements ideal for automotive and industrial applications. The CA/CB are the first devices in the Kx family to support networking through the integration of the CAN 2.0 (Controller Area Network) peripheral on-chip. The 87C196CB offers the highest memory density of the MCS 96 microcontroller family, with 56K of on-chip EPROM, 1.5K of on-chip register RAM, and 512 bytes of additional RAM (Code RAM). In addition, the 87C196CB provides up to 16 Mbyte of Linear Address Space. The 87C196CA is a sub-set of the CB, offering 32K of on-chip EPROM, up to 1.0 K of on-chip register.

Table 1. Device Overview

Device	Pins/Pack age	EPROM	Reg RAM	Code RAM	I/O	EPA	SIO	SSIO	CAN	A/D	Addr Space
87C196CB	84-Pin PLCC	56K	1.5K	512b	56	10	Y	Y	Y	8	1 Mbyte
87C196CA	68-Pin PLCC	32K	1.0K	256b	38	6	Y	Y	Y	6	64 Kbyte




2.0 BLOCK DIAGRAM

The MCS 96 microcontroller family members are all high-performance microcontrollers with a 16-bit CPU. The 87C196CB is composed of the high-speed (20 MHz) macrocore with up to 16 Mbyte linear address space, 56 Kbytes of program EPROM, up to 1.5 Kbytes of register RAM, and up to 512 bytes of code RAM (16-bit addressing modes) with the ability to execute from this RAM space. It supports the high-speed, serial communications protocol CAN 2.0, with 15 message objects of 8 bytes data length, an 8-channel, 10-bit / 3 LSB analog to digital converter with programmable S/H times, and conversion times k 20 ms at 20 MHz. It has an asynchronous/synchronous serial I/O port (SIO) with a dedicated 16-bit baud rate generator, an additional synchronous serial I/O port (SSIO) with full duplex master/slave transceivers, a flexible timer/counter structure with prescaler, cascading, and quadrature capabilities. There are ten modularized, multiplexed, high-speed I/O for capture and compare (called Event Processor Array) with 200 ns resolution and double buffered inputs, and a sophisticated prioritized interrupt structure with programmable Peripheral Transaction Server (PTS) implementing several channel modes, including single/burst block transfers from any memory location to any memory location, a PWM and PWM toggle mode to be used in conjunction with the EPA, and an A/D scan mode.

Note: This is an advance information data sheet. The AC and DC parameters contained within this data sheet may change after full express temperature characterization of the device has been performed. Contact your local sales office before finalizing the timing and DC characteristics of a design to verify you have the latest information.

Figure 1. 8XC196CB Block Diagram





3.0 PROCESS INFORMATION

These devices are manufactured on P629.5, a CHMOS III-E process. Additional process and reliability information is available in the Intel[®] Quality System Handbook: http://developer.intel.com/design/quality/quality.htm

All thermal impedance data is approximate for static air conditions at 1 W of power dissipation. Values change depending on operation conditions and applications. See the Intel Packaging Handbook(order number 240800) for a description of Intel's thermal impedance test methodology.

Figure 2. The 87C196CA/87C196CB - Express Family Nomenclature




Table 1. Thermal Characteristics

Device and Package	$\Theta_{ m JA}$	$\Theta_{ m JC}$
xx87C196CB (84-Lead PLCC Package)	35°C/W	11°C/W
xx87C196CA (68-Lead PLCC Package)	36.5°C/W	10°C/W

- Θ_{JA} = Thermal resistance between junction and the surrounding environment (ambient) measurements are taken 1 ft. away from case in air flow environment.
 Θ_{JV} = Thermal resistance between junction and package face (case).
- 2. All values of Θ_{JA} and Θ_{JC} may fluctuate depending on the environment (with or without airflow, and how much airflow) and device power dissipation at temperature of operation. Typical variations are \pm 2°C/W.
- 3. Values listed are at a maximum power dissipation of 1 W.
- 4. To address the fact that many of the package prefix variables have changed, all package prefix variables in this document are now indicated with an "x".



Figure 3. 84-Pin PLCC xx87C196CB Diagram







Figure 4. 68-Pin PLCC xx87C196CA Diagram





4.0 PIN DESCRIPTIONS

Table 2. Pin Descriptions (Sheet 1 of 2)

Name	Description			
V _{CC}	Main supply voltage (+5 V).			
V_{SS}, V_{SS1}	Digital circuit ground (0 V). There are seven V_{SS} pins CB (4 on CA), all of which MUST be connected to a single ground plane.			
V_{REF}	Reference for the A/D converter (+5 V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.			
V_{pp}	Programming voltage for the EPROM parts. It should be +12.5 V for programming. It is also the timing pin for the return from powerdown circuit. Connect this pin with a 1 μF capacitor to V_{SS} and a 1 $M\Omega$ resistor to $V_{CC}.$ If this function is not used, V_{PP} may be tied to $V_{CC}.$			
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as $V_{\rm SS}$.			
XTAL1	Input of the oscillator inverter and the internal clock generator.			
XTAL2	Output of the oscillator inverter.			
RESET#	Reset input to the chip. Input low for at least 16 state times resets the chip. The subsequent low-to-high transition resynchronizes CLKOUT and commences a 10-state time sequence in which the PSW is cleared, bytes are read from 2018H, 201AH and 201CH (if enabled) loading the CCBs, and a jump to location 2080H is executed. Input high for normal operation. RESET# has an internal pullup.			
NMI	A positive transition causes a non-maskable interrupt vector through memory location 203EH. If not used, this pin should be tied to $V_{\rm SS}$. May be used by Intel Evaluation boards.			
EA#	Input for memory select (External Access). EA# equal to a high causes memory accesses to locations 0FF2000H through 0FFFFFH to be directed to on-chip EPROM/ROM. EA# equal to a low causes accesses to these locations to be directed to off- chip memory. EA# = +12.5 V causes execution to begin in the Programming Mode. EA# latched at reset.			
PLLEN (196CB only)	Selects between PLL mode or PLL bypass mode. This pin must be either tied high or low. PLLEN pin = 0, bypass PLL mode. PLLEN pin = 1, places a 4x PLL at the input of the crystal oscillator. Allows for a low frequency crystal to drive the device (i.e., 5 MHz = 20 MHz operation).			
P6.4-6.7/SSIO	Dual-function I/O ports that have a system function as Synchronous Serial I/O. Two pins are clocks and two pins are data, providing full duplex capability. Also, LSIO when not used as SSIO.			
P6.3/T1DIR (CB only)	Dual-function I/O pin. Primary function is that of a bidirectional I/O pin, however, it may also be used as a TIMER1 Direction input. The TIMER1 increments when this pin is high and decrements when this pin is low.			
P6.2/T1CLK (CB only)	Dual-function I/O pin. Primary function is that of a bidirectional I/O pin, however may also be used as a TIMER1 Clock input. The TIMER1 increments or decrements on both positive and negative edges of this pin.			
P6.0-6.1/EPA8-9	Dual-function I/O port pins. Primary function is that of bidirectional I/O. System function is that of High Speed capture and compare.			
P5.7/BUSWIDTH (CB only)	Input for bus width selection. If CCR bit 1 is a one and CCR1 bit 2 is a one, this pin dynamically controls the Buswidth of the bus cycle in progress. If BUSWIDTH is low, an 8-bit cycle occurs, if BUSWIDTH is high, a 16-bit cycle occurs. If CCR bit 1 is "0" and CCR1 bit 2 is "1", all bus cycles are 8-bit, if CCR bit 1 is "1" and CCR1 bit 2 is "0", all bus cycles are 16-bit. CCR bit 1 = "0" and CCR1 bit 2 = "0" is illegal. Also an LSIO pin when not used as BUSWIDTH.			
P5.6/READY	Ready input to lengthen external memory cycles, for interfacing with slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait state mode until the next positive transition in CLKOUT occurs with READY high. When external memory is not used, READY has no effect. The max number of wait states inserted into the bus cycle is controlled by the CCR/CCR1. Also an LSIO if READY is not selected.			



Table 2. Pin Descriptions (Sheet 2 of 2)

Name	Description				
P5.5/BHE#/WRH#	Byte High Enable or Write High output, as selected by the CCR. BHE# = 0 selects the bank of memory that is connected to the high byte of the data bus. $A0 = 0$ selects the bank of memory that is connected to the low byte. Thus accesses to a 16-bit wide memory can be to the low byte only $(A0 = 0, BHE\# = 1)$, to the high byte only $(A0 = 1, BHE\# = 0)$ or both bytes $(A0 = 0, BHE\# = 0)$ If the WRH# function is selected, the pin goes low if the bus cycle is writing to an odd memory location. BHE#/WRH# is only valid during 16-bit external. Also an LSIO pin when not BHE/WRH#.				
P5.4/SLPINT	Dual-function I/O pin. As a bidirectional port pin or as a system function. The system function is a Slave Port Interrupt Output Pin (on CA, bidirectional port pin only).				
P5.3/RD#	Read signal output to external memory. RD# is active only during external memory reads or LSIC when not used as RD#.				
P5.2/WR#/WRL#	Write and Write Low output to external memory, as selected by the CCR, WR# goes low for every external write, while WRL# goes low only for external writes where an even byte is being written WR#/WRL# is active during external memory writes. Also an LSIO pin when not used as WR#/WRL#.				
P5.1/INST (CB only)	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is active only during external memory fetches, during internal EPROM fetches INST is held low. Also LSIO when not INST.				
P5.0/ALE/ADV#	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV#, it goes inactive (high) at the end of the bus cycle. ADV# can be used as a chip select for external memory. ALE/ADV# is active only during external memory accesses. Also LSIO when not used as ALE.				
PORT3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.				
P2.7/CLKOUT	Output of the internal clock generator. The frequency is the oscillator frequency. CLKOUT I 50% duty cycle. Also LSIO pin when not used as CLKOUT.				
P2.6/HLDA#	Bus Hold Acknowledge. Active-low output indicates that the bus controller has relinquished control of the bus. Occurs in response to an external device asserting the HLD# signal. Also LSIC when not used as HLDA#.				
P2.5/HLDÝ (CB only)	Bus Hold. Active-low signal indicates that an external device is requesting control of the bus. Also LSIO when not used as HLD#.				
P2.4/INTOUT#	Interrupt Output. This active-low output indicates that a pending interrupt requires use of the external bus. Also LSIO when not used as INTOUT#.				
P2.3/BREQ# (CB only)	Bus Request. This active-low output signal is asserted during a HOLD cycle when the bus controller has a pending external memory cycle. Also LSIO when not used as BREQ#.				
P2.2/EXTINT	A positive transition on this pin causes a maskable interrupt vector through memory location 203CH. Also LSIO when not used as EXTINT.				
P2.1/RXD	Receive data input pin for the Serial I/O port. Also LSIO if not used as RXD.				
P2.0/TXD	Transmit data output pin for the Serial I/O port. Also LSIO if not used as TXD.				
PORT 1/EPA0–7	Dual-function I/O port pins. Primary function is that of bidirectional I/O. System function is of High Speed capture and compare. EPA0 and EPA2 have another function of T2CLK and T2DIR of the TIMER2 timer/counter.				
PORT 0/ACH0-7	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins are also used as inputs to EPROM parts to select the Programming Mode.				
EPORT (CB only)	8-bit bidirectional standard and I/O Port. These bits are shared with the extended address bus, A16–A19 for CB PLCC. Pin function is selected on a per pin basis.				
TXCAN	Push-pull output to the CAN bus line.				
RXCAN	High impedance input-only from the CAN bus line.				



Table 3. 87C196CB Memory Map

Address	Description	Notes
FFFFFFH FF2080H	Program Memory - Internal EPROM or External Memory (Determined by EA# Pin)	
FF207FH FF2000H	Special Purpose Memory - Internal EPROM or External Memory (Determined by EA# Pin)	
FF1FFFH FF0600H	External Memory	
FF05FFH FF0400H	Internal RAM (Identically Mapped into 00400H±005FFH)	
FF03FFH FF0100H	External Memory	
FF00FFH FF0000H	Reserved for ICE	
FEFFFFH 0F0000H	Overlaid Memory (External)	(5)
0EFFFFH 010000H	900 Kbytes External Memory	
00FFFFH 002080H	External Memory or Remapped OTPROM (Program Memory)	(1)
00207FH 002000H	External Memory or Remapped OTPROM (Special Purpose Memory)	(1,3)
001FFFH 001FE0H	Memory Mapped Special Function Registers (SFR's)	
001FDFH 001F00H	Internal Peripheral Special Function Registers (SFR's)	(5)
001EFFH 001E00H	Internal CAN Peripheral Memory	(5)
001DFFH 001C00H	Internal Register RAM	
001BFFH 000600H	External Memory	
0005FFH 000400H	Internal RAM (Code RAM) (Address with Indirect or Indexed Modes)	
0003FFH 000100H	Register RAM ± Upper Register File (Address with Indirect or Indexed Modes or through Windows.)	(2)
0000FFH 000018H	Register RAM ± Lower Register File. (Address with Direct, Indirect, or Indexed Modes.)	(2)
000017Н 000000Н	CPU SFR's	(4)

- 1. These areas are mapped internal EPROM if the REMAP bit (CCB2.2) is set and EA# = 5 V. Otherwise they are external memory.

 2. Code executed in locations 0000H to 003FFH is forced external.
- 3. Reserved memory locations must contain 0FFH unless noted.4. Reserved SFR bit locations must be written with 0.
- 5. Refer to 8XC196CB User's Guide for SFR, CAN and Paging Descriptions.




Table 4. 87C196CA Memory Map

Address	Description	Notes
00FFFFH 00A000H	External Memory	
009FFFH 002080H	Internal EPROM (32 Kbytes)	
00207FH 002000Н	(Determined by EA# Pin) Reserved Memory (Internal EPROM or External Memory)	
001FFFH 001FE0H	Memory Mapped Special Function Registers (SFR's)	
001FDFH 001F00H	Internal Special Function Registers (SFR's)	(1)
001EFFH 001E00H	Internal CAN Peripheral Memory	
001DFFH 000500H	External Memory	
0004FFH 000400H	(Address with Indirect or Indexed Modes) Internal RAM (Code RAM)	
0003FFH 000100H	Internal Register RAM – Upper Register File (Address with Indirect or Indexed Modes or through Windows)	(2)
0000FFH 000018H	Internal Register RAM – Lower Register File (Address with Direct, Indirect, or Indexed Modes.	(2)
000017Н 000000Н	CPU Special Function Registers (SFR's)	(2,3)

- Refer to 8XC196KX Family User's Guide for SFR Description.
 Code executed in locations 0000H to 003FFH is forced external.
 Reserved SFR bit locations must be written with 0.



Figure 5. Chip Configuration Registers



LOC1	LOC0	Function
0	0	Read and Write Protected
0	1	Write Protected Only
1	0	Read Protected Only
1	1	No Protection

IRC2	IRC1	IRC0	Max Wait States
0	0	0	Zero Wait States
1	0	0	1 Wait State
1	0	1	2 Wait States
1	1	0	3 Wait States
1	1	1	INFINITE

MSEL1	MSEL0	"CB" Bus Timing Mode
0	0	Mode 0 (1-Wait KR)
0	1	Mode 1
1	0	Mode 2
1	1	Mode 3 (KR)

BW1	BW0	Bus Width
0	0	ILLEGAL
0	1	16-Bit Only
1	0	8-Bit Only
1	1	BW Pin Controlled

Mode 0 Designed to be similar to the 87C196KR bus timing with 1 automatic wait state. (1-Wait KR):

See AC Timings section for actual timings data.

Mode 3 (KR): Designed to be similar to the 87C196KR bus timing.

See AC Timings section for actual timings data.



5.0 ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

tions are subject to change without notice. Verify with your local Intel sales office that you have the latest datasheet before finalizing a design.

*WARNING: Stressing the device beyond the

NOTICE: This is a production data sheet. The specifica-

"Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

NOTE: ANGND and V_{SS} should be nominally at the same potential.

5.1 DC CHARACTERISTICS

Table 5. DC Characteristics (Under Listed Operating Conditions) (Sheet 1 of 2)

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
I_{CC}	V _{CC} Supply Current (-40°C to +85°C Ambient) CA CB			90 100	mA	$XTAL1 = 20 \text{ MHz}$ $V_{CC} = V_{PP} = V_{REF} = 5.5 \text{ V}$ (While Device in Reset)
I _{REF}	A/D Reference Supply Current			5	mA	
I _{IDLE}	Idle Mode Current CA CB			40 35	mA	$XTAL1 = 20 \text{ MHz}$ $V_{CC} = V_{PP} = V_{REF} = 5.5 \text{ V}$
I_{PD}	Powerdown Mode Current		50	TBD	μΑ	$V_{CC} = V_{PP} = V_{REF} = 5.5 \text{ V}$ (Notes 6,9)
V_{IL}	Input Low Voltage (All Pins)	-0.5		0.3 V _{CC}	V	For PORT0 (Note 8)
V_{IH}	Input High Voltage	0.7 V _{CC}		$V_{CC} + 0.5$	V	For PORT0 (Note 8)

- All BD (bidirectional) pins except INST and CLKOUT. INST and CLKOUT are excluded due to not being weakly
 pulled high in reset. BD pins include Port1, Port2, Port3, Port4, Port5 and Port6 except SPLINT (P5.4) and HLDA
 (P2.6).
- 2. Standard Input pins include XTAL1, EA#, RESET and Port 1/2/5/6 when setup as inputs.
- 3. All Bidirectional I/O pins when configured as Outputs (Push/Pull).
- 4. Device is Static and should operate below 1 Hz, but only tested down to 4 MHz.
- 5. Maximum $I_{\mbox{\scriptsize OL}}$ / $I_{\mbox{\scriptsize OH}}$ currents per pin are characterized and published at a later date.
- 6. Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and $V_{REF} = V_{CC} = 5 \text{ V}$.
- 7. Violating these specifications in reset may cause the device to enter test mode (P5.4 and P2.6).
- 8. When P0 is used as analog inputs, refer to A/D specifications for this characteristic.
- 9. For temperatures < 100°C typical is $10 \mu A$.



Table 5. DC Characteristics (Under Listed Operating Conditions) (Sheet 2 of 2)

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
V _{OL}	Output Low Voltage (Outputs Configured as Complementary)			0.3 0.45 1.5	V	I_{OL} = 200 μ A (Note 3,5) I_{OL} = 3.2 mA I_{OL} = 7 mA
V_{OH}	Output High Voltage (Output Configured as Complementary)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$			V	$I_{OH} = -200 \mu A \text{ (Note 3,5)}$ $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7 \text{ mA}$
I_{LI}	Input Leakage Current (Standard Inputs)			±10	μΑ	$V_{SS} < V_{IN} < V_{CC}$
I _{LI1}	Input Leakage Current (Port 0)			CA ±1.5 CB ±1	μΑ	$V_{SS} < V_{IN} < V_{REF}$
V _{OH1}	SPLINT (P5.4) and HLDA (P2.6) Output High Voltage in RESET			2	V	I _{OH} = 0.8 mA (Note 7)
V _{OH2}	Output High Voltage in RESET	V _{CC} – 1			V	$I_{OH} = -15 \mu\text{A} (\text{Note }1)$
C_S	Pin Capacitance (Any Pin to V _{SS})			10	pF	F _{TEST} = 1 MHz (Note 6)
R _{RST}	Reset Pull-up Resistor (CB)	65 K		180 K	Ω	For CB
R _{RST}	Reset Pull-up Resistor (CA)	6 K		65 K	Ω	For CA
R _{WPU}	Weak Pull-up Resistance (Approximate)	9	150 K		Ω	(Note 6)

- 1. All BD (bidirectional) pins except INST and CLKOUT. INST and CLKOUT are excluded due to not being weakly pulled high in reset. BD pins include Port1, Port2, Port3, Port4, Port5 and Port6 except SPLINT (P5.4) and HLDA
- 2. Standard Input pins include XTAL1, EA#, RESET and Port 1/2/5/6 when setup as inputs.
- 3. All Bidirectional I/O pins when configured as Outputs (Push/Pull).
- 4. Device is Static and should operate below 1 Hz, but only tested down to 4 MHz.
- 5. Maximum I_{OL}/I_{OH} currents per pin are characterized and published at a later date.
- 6. Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and $V_{REF} = V_{CC} = 5 \text{ V}$.

 7. Violating these specifications in reset may cause the device to enter test mode (P5.4 and P2.6).
- 8. When P0 is used as analog inputs, refer to A/D specifications for this characteristic.
- 9. For temperatures < 100°C typical is $10 \mu A$.



Figure 6. 87C196CA I_{CC} vs Frequency





Figure 7. 87C196CB I_{CC} vs Frequency





5.1.1 8xC196CB Additional Bus Timing Modes

The 8xC196CB device has two bus timing modes for external memory interfacing.

5.1.1.1 MODE 3

Mode 3 is the standard timing mode. Use this mode for systems that emulate the 8xC196KR bus timings.

5.1.1.2 MODE 0

Mode 0 is the standard timing mode, but 1 (minimum) wait state is always inserted in external bus cycles.

5.2 AC CHARACTERISTICS

5.2.1 Test Conditions

- Capacitive load on all pins = 100 pF
- Rise and Fall Times = 10 ns

Table 6. AC Characteristics the 87C196CA/87C196CB - Express Meets (Sheet 1 of 2)

Symbol	Parameter	Min	Max	Units
F _{XTAL}	Frequency on XTAL1	4	20	MHz (1)
T _{OSC}	XTAL1 Period (1/F _{XTAL})	50	250	ns
T _{XHCH}	XTAL1 High to CLKOUT High or Low	+ 20	110	ns
T _{OFD}	Clock Failure to Reset Pulled Low	4	40	µs (6)
T _{CLCL}	CLKOUT Period	2T _{OSC}		ns
T _{CHCL}	CLKOUT High Period	T _{OSC} -10	T _{OSC} +15	ns
T_{CLLH}	CLKOUT Low to ALE/ADV High	-15	+ 10	ns
T _{LLCH}	ALE/ADV# Lowe to CLKOUT High	-20	+ 15	ns
T _{LHLH}	ALE/ADV# Cycle Time	4T,	OSC	ns (5)
T _{LHLL}	ALE/ADV# High Time	T _{OSC} -10	T _{OSC} +10	ns
T _{AVLL}	Address Valid to ALE Low	T _{OSC} -15		ns
T _{LLAX}	Address Hold after ALE/ADV# Low	T _{OSC} -40		ns
T _{LLRL}	ALE/ADV# Low to RD# Low	T _{OSC} -30		ns

- $1. \ Testing \ performed \ at \ 4 \ MHz, however, the \ device \ is \ static \ by \ design \ and \ typically \ operates \ below \ 1 \ Hz.$
- 2. Typical specifications, not guaranteed.
- 3. Assuming back-to-back bus cycles.
- 4. 8-bit bus only.
- 5. If wait states are used, add $2T_{OSC} \times n = number$ of wait states. If mode 0 (1 automatic wait state added) operation is selected, add $2T_{OSC}$ to specification.
- T_{OFD} is the time for the oscillator fail detect circuit (OFD) to react to a clock failure. The OFD circuitry is enabled by programming the UPROM location 0778H with the value 0004H. Programming the CDE bit enables oscillator fail detection.



Table 6. AC Characteristics the 87C196CA/87C196CB - Express Meets (Sheet 2 of 2)

Symbol	Parameter	Min	Max	Units
T _{RLCL}	RD Low to CLKOUT Low CA CB	+ 4 -8	+ 30 + 20	ns
T _{RLRH}	RD# Low Period	T _{OSC} -10		ns (5)
T _{RHLH}	RD# High to ALE/ADV# High	T _{OSC}	T _{OSC} +25	ns (3)
T _{RLAZ}	RD# Low to Address Float		5	ns
T _{LLWL}	ALE/ADV# Low to WR# Low	T _{OSC} -10		ns
T _{CLWL}	CLKOUT Low to WR# Low	-5	+ 25	ns
T _{QVWH}	Data Valid before WR# High	T _{OSC} -23		ns
T _{CHWH}	CLKOUT High to WR# High	-10	+ 15	ns
T_{WLWH}	WR# Low Period CA CB	T _{OSC} -30 T _{OSC} -20		ns (5)
T _{WHQX}	Data Hold after WR# High	T _{OSC} -25		ns
T _{WHLH}	WR# High to ALE/ADV# High	T _{OSC} -10	T _{OSC} +15	ns (3)
T _{WHBX}	BHE#, INST Hold after WR# High	T _{OSC} -10		ns
T _{WHAX}	AD8-15 Hold after WR# High	T _{OSC} -30		ns (4)
T _{RHBX}	BHE#, INST Hold after RD# High	T _{OSC} -10		ns
T _{RHAX}	AD8-15 Hold after RD# High	T _{OSC} -30		ns (4)

- $1. \ Testing \ performed \ at \ 4 \ MHz, however, the \ device \ is \ static \ by \ design \ and \ typically \ operates \ below \ 1 \ Hz.$
- 2. Typical specifications, not guaranteed.
- 3. Assuming back-to-back bus cycles.
- 4. 8-bit bus only.
- 5. If wait states are used, add $2T_{OSC}$ x n = number of wait states. If mode 0 (1 automatic wait state added) operation is selected, add $2T_{OSC}$ to specification.
- 6. T_{OFD} is the time for the oscillator fail detect circuit (OFD) to react to a clock failure. The OFD circuitry is enabled by programming the UPROM location 0778H with the value 0004H. Programming the CDE bit enables oscillator fail detection.



Table 7. AC Characteristics System Must Meet to Work with 87C196CA/87C196CB - Express


Symbol	Parameter	Min	Max	Units
T _{AVYV}	Address Valid to Ready Setup		20	ns (3)
T _{LLYV}	ALE Low to Ready Setup		250	ns (3)
T _{YLYH}	Non Ready Time	No Upp	er Limit	ns
T_{CLYX}	READY Hold after CLKOUT Low	0	T_{OSC} -30	ns (1)
T _{AVGV}	Address Valid to BUSWIDTH Setup		T _{OSC} -75	ns (2,3)
T _{LLGV}	ALE Low to BUSWIDTH Setup		T _{OSC} -60	ns (2,3)
T _{CLGX}	BUSWIDTH Hold after CLKOUT Low	0		ns
T _{AVDV}	Address Valid to Input Data Valid		$3T_{OSC}$ –55	ns (2)
T_{RLDV}	RD# Active to Input Data Value CA CB		$\begin{array}{c} T_{\rm OSC}22 \\ T_{\rm OSC}30 \end{array}$	ns (2)
T _{CLDV}	CLKOUT Low to Input Data Valid		3T _{OSC} -50	ns
T_{RHDZ}	End of RD# to INput Data Valid			ns
T _{RHDX}	Data Hold after RD# High	0		ns

- 1. Testing performed at 4 MHz, however, the device is static by design and typically operates below 1 Hz.
- 2. Typical specifications, not guaranteed.
- 3. Assuming back-to-back bus cycles.
- 4. 8-bit bus only.
- 5. If wait states are used, add $2T_{OSC}$ x n = number of wait states. If mode 0 (1 automatic wait state added) operation is selected, add $2T_{OSC}$ to specification.
- 6. T_{OFD} is the time for the oscillator fail detect circuit (OFD) to react to a clock failure. The OFD circuitry is enabled by programming the UPROM location 0778H with the value 0004H. Programming the CDE bit enables oscillator fail detection.



5.2.2 87C196CA/87C196CB - *Express* Timings

Figure 8. 87C196CA/87C196CB - Express System Bus Timing









Figure 9. 87C196CA/87C196CB - Express Ready Timings (One Wait State)

5.2.3 87C196CB Timings

Figure 10. 87C196CB Buswidth Timings






5.2.4 8xC196CB Timings

Table 8. 8xC196CB HOLD#/HOLDA# Timings (Over Specified Operation Conditions)

Symbol	Parameter	Min	Max	Units
T _{HVCH}	HOLD Setup Time	+ 65		ns (1)
T _{CLHAL}	CLKOUT Low to HLDA Low	-15	+ 15	ns
T _{CLBRL}	CLKOUT Low to BREQ Low	-15	+ 15	ns
T _{AZHAL}	HLDA Low to Address Float		+ 25	ns
T _{BZHAL}	HLDA Low to BHE#, INST, RD#, WR# Weakly Driven		+ 25	ns
T _{CLHAH}	CLKOUT Low to HLDA High	-15	+ 15	ns
T _{CLBRH}	CLKOUT Low to BREQ High	-25	+ 25	ns
T _{HAHAX}	HLDA High to Address No Longer Float	-15		ns
T _{HAHBV}	HLDA High to BHE#, INST, RD#, WR# Valid	-10	+ 15	ns

Figure 11. 87C196CB HOLD#/HOLDA# Timings



^{1.} To guarantee recognition at next clock.



5.2.5 8xC196CB AC Characteristics - Slave Port

Figure 12. Slave Port Waveform - (SLPL = 0)




Table 9. Slave Port Timing - (SLPL = 0, 1, 2, 3)

Symbol	Parameter	Min	Max	Units
T _{SAVWL}	Address Valid to WR# Low	50		ns
T _{SRHAV}	RD# High to Address Valid	60		ns
T _{SRLRH}	RD# Low Period	T _{OSC}		ns
T _{SWLWH}	WR# Low Period	T_{OSC}		ns
T_{SRLDV}	RD# Low to Output Data Valid		60	ns
T_{SDVWH}	Input Data Setup to WR# High	20		ns
T _{SWHQX}	WR# High to Data Invalid	30		ns
T _{SRHDZ}	RD# High to Data Float	15		ns

- 1. Test Conditions:

 - F_{OSC} = 20 MHz T_{OSC} = 50 ns Rise/Fall Time = 10 ns
 - Capacitive Pin Load = 100 pF
- 2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory tests.
- 3. Specifications above are advance information and are subject to change.



Figure 13. Slave Port Waveform - (SLPL = 1)




Table 10. Slave Port Timing - (SLPL = 1, 2, 3)

Symbol	Parameter	Min	Max	Units
T _{SELLL}	CS# Low to ALE Low	20		ns
T _{SRHEH}	RD# or WR# High to CS# High	60		ns
T _{SLLRL}	ALE Low to RD# Low	T _{OSC}		ns
T _{SRLRH}	RD# Low Period	T _{OSC}		ns
T_{SWLWH}	WR# Low Period	T _{OSC}		ns
T _{SAVLL}	Address Valid to ALE Low	20		ns
T _{SLLAX}	ALE Low to Address Invalid	20		ns
T _{SRLDV}	RD# Low to Output Data Valid		60	ns
T_{SDVWH}	Input Data Setup to WR# High	20		ns
T _{SWHQX}	WR# High to Data Invalid	30		ns
T _{SRHDZ}	RD# High to Data Float	15		ns

- 1. Test Conditions:

 - F_{OSC} = 20 MHz T_{OSC} = 50 ns Rise/Fall Time = 10 ns
 - Capacitive Pin Load = 100 pF
- 2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory tests.
- 3. Specifications above are advance information and are subject to change.



Table 11. Normal Master/Slave Operation

Symbol	Parameter	Min (1)	Max	Units
T _{CHCH}	Clock Period	4t		ns
T _{CLCH}	Clock Low Time/Clock High Time	2t-10		ns (2)
T_{CLDV}	Clock Falling to Data Out Valid (Master)	0.5t	1.5t + 20	ns
T _{CLDV1}	Clock Falling to Data Out Valid (Slave)	0.5t	1.5t + 20	ns
T _{DVCH}	Data In Setup to Clock Rising Edge	10		ns
T_{CHDX}	Clock Rising Edge to Data In Invalid	t + 15		ns

NOTE:

- 1. t = 1 state time (156.25 ns @ 20 MHz).
- 2. Timings are guaranteed by design.

Table 12. Handshake Operation

Symbol	Parameter	Min (1)	Max	Units
T _{CHCH}	Clock Period	4t		ns
T _{CLCH}	Clock Low Time/Clock High Time	2t-10		ns (2)
T_{CLDV}	Clock Falling to Data Out Valid (Master)	0.5t	1.5t + 20	ns
T _{CLDV1}	Clock Falling to Data Out Valid (Slave)	0.5t	1.5t + 20	ns
T _{DVCH}	Data In Setup to Clock Rising Edge	10		ns
T_{CHDX}	Clock Rising Edge to Data In Invalid	t + 15		ns

- 1. t = 1 state time (156.25 ns @ 20 MHz).
- 2. This specification refers to input clocks during slave operation. During master operation, the device outputs a nominal 50% duty cycle clock.



Figure 14. Synchronous Serial Port




Table 13. External Clock Drive

Symbol	Parameter	Min (1)	Max	Units
1/T _{XLXL}	Oscillator Frequency	4	20	MHz
T _{XLXL}	Oscillator Period (T _{OSC})	50	250	ns
T _{XHXX}	High TIme	0.35 x T _{OSC}	0.65 T _{OSC}	ns
T _{XLXX}	Low Time	0.35 x T _{OSC}	$0.65~\mathrm{T_{OSC}}$	ns
T _{XLXH}	Rise TIme		10	ns
T _{XHXL}	Fall Time		10	ns

- 1. t = 1 state time (156.25 ns @ 20 MHz).
- This specification refers to input clocks during slave operation. During master operation, the device outputs a nominal 50% duty cycle clock.



Figure 15. External Clock Drive Waveforms




Figure 16. Input Test Conditions





Figure 17. Output Test Conditions





5.2.6 Explanation of AC Symbols

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Table 14. Explanation of AC Symbols

Conditions	Signals	
H – High	A-Address	HA-HLDA#
L-Low	B-BHE#	L-ALE/ADV#
V-Valid	BR - BREQ#	Q – Data Out
X – No Longer Valid	C-CLKOUT	R - RD#
Z – Floating	D – DATA	W-WR#/WRH#/WRI#
	G-Buswidth	X - XTAL1
	H – HOLD#	Y - READY

5.3 EPROM Specifications

5.3.1 AC EPROM Programming Characteristics

Operating Conditions:

Table 15. AC EPROM Programming Characteristics (Sheet 1 of 2)

Symbol	Parameter		Min	Max	Units
T _{AVLL}	Address Setup Time		0		T _{OSC}
T _{LLAX}	Address Hold Time		100		T _{OSC}
T _{DVPL}	Data Setup Time		0		T _{OSC}
T _{PLDX}	Data Hold Time		400		T _{OSC}
T _{LLLH}	PALE# Pulse Width		50		T _{OSC}
T_{PLPH}	PROG# Pulse Width (2)	CA CB	50 100		T _{OSC}
T_{LHPL}	PALE# High to PROG# Low		220		T _{OSC}
T _{PHLL}	PROG# High to Next PALE# Low		220		T _{OSC}
T _{PHDX}	Word Dump Hold Time			50	T _{OSC}
T _{PHPL}	PROG# High to Next PROG# Low		220		T _{OSC}
T _{LHPL}	PALE# High to PROG# Low		220		T _{OSC}
$T_{ m PLDV}$	PROG# Low to Word Dump Valid	CA CB		50 100	T _{OSC}
T _{SHLL}	RESET# High to First PALE# Low		1100		T _{OSC}



Table 15. AC EPROM Programming Characteristics (Sheet 2 of 2)

Symbol	Parameter	Min	Max	Units
T _{PHIL}	PROG# High to AINC# Low	0		T _{OSC}
T _{ILIH}	AINC# Pulse Width	240		T_{OSC}
T _{ILVH}	PVER Hold after AINC# Low	50		T_{OSC}
T_{ILPL}	AINC# Low to PROG# Low	170		T_{OSC}
T _{PHVL}	PROG# High to PVER# Valid		220	T _{OSC}

NOTES:

- 1. Run time programming is done with F_{OSC} = 6 MHz to 10 MHz, V_{CC} , V_{PD} , V_{REF} = 5 V ±0.5 V, T_{C} = 25°C ±5°C and V_{PP} = 12.5 V ± 0.25 V. For run-time programming over a full operating range, contact factory.
- 2. Programming Specifications are not tested, but guaranteed by design.
- 3. This specification is for the word dump mode. For programming pulses use 300 T_{OSC} + 100 μs .


Table 16. DC EPROM Programming Characteristics

Symbol	Parameter	Min	Max	Units
I_{PP}	V _{PP} Programming Supply Current		200	mA

NOTE: V_{PP} must be within 1 V of V_{CC} while V_{CC} < 4.5 V. V_{PP} must not have a low impedance path to ground or V_{SS} while V_{CC} > 4.5 V.

5.3.2 EPROM Programming Waveforms

Figure 18. Slave Programming Mode Data Program Mode with Single Program Pulse




A5839-01



RESET# ADDR ADDR + 2 PORTS 3/4 Address/Command Ver Bits/WD Dump Ver Bits/WD Dump T_{PLDV} \leftarrow T_{PLDV} T_{PHDX} $\mathsf{T}_{\mathsf{SHLL}}$ PALE# P2.1 PROG# P2.2 T_{ILPL} T_{PHPL} PVER# P2.0

Figure 19. Slave Programming Mode in Word Dump or Data Verify Mode with Auto Increment

Figure 20. Slave Programming Mode Timing in Data Program Mode with Repeated Program Pulse and Auto Increment





5.4 AC CHARACTERISTICS - Serial Port - Shift Register Mode

Operating Conditions:


- $T_A = -40^{\circ}C + 85^{\circ}C$
- $V_{SS} = 0.0 \text{ V}$
- $V_{CC} = 5.0 \text{ V} \pm 10\%$
- Load Capacitance = 100 pF

Table 17. Serial Port Timing - Shift Register Mode

Symbol	Parameter	Min	Max	Units
T _{XLXL}	Serial Port Clock Period	8 T _{OSC}		ns
T_{XLXH}	Serial Port Clock Falling Edge to Rising Edge	4 T _{OSC} – 50	$4 T_{OSC} + 50$	ns
T _{QVXH}	Output Data Setup to Clock Rising Edge	3 T _{OSC}		ns
T_{XHQX}	Output Data Hold after Clock Rising Edge	2 T _{OSC} – 50		ns
T _{XHQV}	Next Output Data Valid after Clock Rising Edge		2 T _{OSC} + 50	ns
T_{DVXH}	Input Data Setup to Clock Rising Edge	2 T _{OSC} – 200		ns
T _{XHDX} (1)	Input Data Hold after Clock Rising Edge	0		ns
$T_{XHQZ}(1)$	Last Clock Rising to Output Float		5T _{OSC}	ns

NOTE:

Figure 21. Waveform - Serial Port - Shift Register Mode 0



5.4.1 A/D Characteristics


The sample and conversion time of the A/D converter in the 8-bit or 10-bit modes is programmed by loading a byte into the AD_TIME Special Function Register. This allows optimizing the A/D operation for specific applications. The AD_TIME register is functional for all possible values, but the accuracy of the A/D converter is only guaranteed for the times specified in the operating conditions table.

The value loaded into AD_TIME bits 5, 6, 7 determines the sample time, SAMP. The value loaded into AD_TIME bits 0, 1, 2, 3 and 4 determines the bit conversion time, CONV. These bits, as well as the equation for calculating the total conversion time, T, are shown in Figure 22.

^{1.} Parameter not tested.



Figure 22. AD_TIME 1FAFH:Byte



The converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V_{REF} . V_{REF} must be closed to V_{CC} since it supplies both the resistor ladder and the analog portion of the converter and input port pins. There is also an AD_TEST SFR that allows for conversion on ANGND and V_{REF} as well as adjusting the zero offset. The absolute error listed is without doing any adjustments.

5.4.1.1 A/D Converter Specification

The specifications given assume adherence to the operating conditions section of this data sheet. Testing is performed with $V_{REF} = 5.12~V$ and 20 MHz operating frequency. After a conversion is started, the device is placed in IDLE mode until the conversion is completed.

Table 18. 10-Bit Mode A/D Operating Conditions

Symbol	Parameter	Min	Max	Units
T _A	Ambient Temperature	-40	+85	°C
V _{CC}	Digital Supply Voltage	4.5	5.5	V
V _{REF}	Analog Supply Voltage	4.5	5.5 (1)	V
T_{SAM}	Sample Time	2		μs (2)
T _{CONV}	Conversion Time	15	18	μs (2)
F _{OSC}	Oscillator Frequency	4	20	MHz

- 1. V_{REF} must be within+0.5 V of V_{CC}.
- 2. The value of AD_TIME is selected to meet these specifications.



Table 19. 10-Bit Mode A/D Characteristics (Using Above Operating Conditions) (1)

Parameter	Typical (2,3)	Min	Max	Units (4)	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	± 3	LSBs	
Full-scale Error	0.25 ± 0.5			LSBs	
Zero Offset Error	0.25 ± 0.5			LSBs	
Non-Linearity	1 ± 2		± 3	LSBs	
Differential Non-Linearity		> - 0.75	+ 0.75	LSBs	
Channel-to-Channel Matching	± 0.1	0	± 1	LSBs	
Repeatability	± 0.25	0		LSBs	(2)
Temperature Coefficients: Offset Fullscale Differential Non-Linearity	0.009			LSB/C	(2)
Off Isolation		- 60		dB	(2,4,5)
Feedthrough	- 60			dB	(2,4)
V _{CC} Power Supply Rejection	- 60			dB	(2,4)
Input Resistance		750	1.2 K	Ω	(2)
DC Input Leakage	± 1	0	± 3	μΑ	
Voltage on Analog Input Pin		ANGND -0.5	$V_{REF} + 0.5$	V	(7)
Sampling Capacitor	3			pF	

NOTES:

- 1. All conversions performed with processor in IDLE mode.
- These values are expected for most parts at 25°C but are not tested or guaranteed.
 These values are not tested in production and are based on theoretical estimates and/or laboratory test.
- 4. An "LSB", as used here, has a value of approximately 5 mV
- 5. DC to 100 KHz
- 6. Multiplexer Break-Before-Make Guaranteed.
- 7. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.

Table 20. 8-Bit Mode A/D Operating Conditions

Symbol	Parameter	Min	Max	Units
T _A	Ambient Temperature	-40	+85	°C
V _{CC}	Digital Supply Voltage	4.5	5.5	V
V _{REF}	Analog Supply Voltage	4.5	5.5 (1)	V
T_{SAM}	Sample Time	2		μs (2)
T_{CONV}	Conversion Time	12	15	μs (2)
F _{OSC}	Oscillator Frequency	4	20	MHz

- 1. V_{REF} must be within+0.5 V of V_{CC} .
- 2. The value of AD_TIME is selected to meet these specifications.



Table 21. 8-Bit Mode A/D Characteristics (Using Above Operating Conditions) (1)

Parameter	Typical (2,3)	Min	Max	Units (4)	Notes
Resolution		256 8	1024 10	Levels Bits	
Absolute Error		0	± 1	LSBs	
Full-scale Error	± 0.5			LSBs	
Zero Offset Error	± 0.5			LSBs	
Non-Linearity			± 1	LSBs	
Differential Non-Linearity		>-0.75	+ 0.5	LSBs	
Channel-to-Channel Matching		0	± 1	LSBs	
Repeatability	± 0.25	0		LSBs	(2)
Temperature Coefficients: Offset Fullscale Differential Non-Linearity	0.003			LSB/C	(2)
Off Isolation		- 60		dB	(2,4,5)
Feedthrough	- 60			dB	(2,4)
V _{CC} Power Supply Rejection	- 60			dB	(2,4)
Input Resistance		750	1.2 K	Ω	(2)
DC Input Leakage	± 1	0	± 1.5	μA	
Voltage on Analog Input Pin		ANGND -0.5	V _{REF} + 0.5	V	(7)
Sampling Capacitor	3			pF	

- 1. All conversions performed with processor in IDLE mode.
- These values are expected for most parts at 25°C but are not tested or guaranteed.
 These values are not tested in production and are based on theoretical estimates and/or laboratory test.
- 4. An "LSB", as used here, has a value of approximately 5 mV
- 5. DC to 100 KHz
- 6. Multiplexer Break-Before-Make Guaranteed.
- 7. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.



5.4.2 87C196CA Design Considerations

The 87C196CA device is a memory scalar of the 87C196KR device with integrated CAN 2.0. The CA is designed for strict functional and electrical compatibility to the Kx family as well as integration of on-chip networking capability. The 87C196CA has fewer peripheral functions than the 196KR, due in part to the integration of the CAN peripheral. Following are the functionality differences between the 196KR and 196CA devices.

196KR Features Unsupported on the 196CA:

- Analog Channels 0 and 1
- INST Pin Functionality
- SLPINT and SLPCS Pin Support
- HLD/HLDA Functionality

- External Clocking/Direction of Timer1
- Quadrature Clocking Timer 1
- Dynamic Buswidth
- EPA Capture Channels 4±7
- 1. **External Memory**. Removal of the Buswidth pin means the bus cannot dynamically switch from 8- to 16-bit bus mode or vice versa. The programmer must define the bus mode by setting the associated bits in the CCB.
- 2. **Auto-Programming Mode**. The 87C196CA device will ONLY support the 16-bit zero wait state bus during auto-programming.
- 3. **EPA4 through EPA7**. Since the CA device is based on the KR design, these functions are in the device, however there are no associated pins. A programmer can use these as compare only channels or for other functions like software timer, start an A/D conversion, or reset timers.
- 4. **Slave Port Support**. The Slave port can not be used on the 196CA due to a function change for P5.4/SLPINT and P5.1/SLPCS not being bonded-out.
- 5. **Port Functions**. Some port pins have been removed. P5.1, P6.2, P6.3, P1.4 through P1.7, P2.3, P2.5, P0.0 and P0.1. The PxREG, PxSSEL, and PxIO registers can still be updated and read. The programmer should not use the corresponding bits associated with the removed port pins to conditionally branch in software. Treat these bits as RESERVED.

Additionally, these port pins should be setup internally by software as follows:

- Written to PxREG as ``1" or ``0".
- Configured as Push/Pull, PxIO as ``0".
- · Configured as LSIO.

This configuration will effectively strap the pin either high or low. DO NOT Configure as Open Drain output `'1", or as an Input pin. This device is CMOS.

- 6. **EPA Timer RESET/Write Conflict**. If the user writes to the EPA timer at the same time that the timer is reset, it is indeterminate which will take precedence. Users should not write to a timer if using EPA signals to reset it.
- 7. **Valid Time Matches**. The timer must increase/decrease to the compare value for a match to occur. A match does not occur if the timer is loaded with a value equal to an EPA compare value. Matches also do not occur if a timer is reset and 0 is the EPA compare value.
- 8. **Write Cycle during Reset**. If RESET occurs during a write cycle, the contents of the external memory device may be corrupted.
- 9. **Indirect Shift Instruction**. The upper 3 bits of the byte register holding the shift count are not masked completely. If the shift count register has the value 32 c n, where n e 1, 3, 5, or 7, the operand will be shifted 32 times. This should have resulted in no shift taking place.
- 10. **P2.7** (CLKOUT). P2.7 (CLKOUT) does not operate in open drain mode.



5.4.3 87C196CA DESIGN CONSIDERATIONS

1. **PORT0**

On the 87C196CA the analog inputs for P0.0 and P0.1 have been multiplexed and tied to V_{REF} . Therefore, initiating an analog conversion on ACH0 or ACH1 results in a value equal to full scale (3FFh). On the CA, the digital inputs for these two channels are tied to ground, therefore, reading P0.0 or P0.1 results in a digital "0".

2. PORT1

On the 87C196CA, P1.4, P1.5, P1.6 and P1.7 have been removed from the device and is not available to the programmer. Corresponding bits in the port registers have been "hard-wired" to provide the following results when read:

Regist	When Read	
P1_PIN.x	(x = 4,5,6,7)	1
P1_REG.x	(x = 4,5,6,7)	1
P1_DIR.x	(x = 4,5,6,7)	1
P1_MODE.x	(x = 4,5,6,7)	0

NOTE: Writing to these bits has no effect.

3. PORT2

On the 87C196CA, P2.3 and P2.5 have been removed from the device and are not available to the programmer. Corresponding bits in the port registers have been "hard-wired" to provide the following results when read.

R	egister Bits	When Read
P2_PIN.x	(x = 3,5)	1
P2_REG.x	(x = 3,5)	1
P2_DIR.x	(x = 3,5)	1
P2_MODE.x	(x = 3,5)	0

NOTE: Writing to these bits has no effect.

4. PORT5

On the 87C196CA, P5.1 and P5.7 have been removed from the device and are not available to the programmer. Corresponding bits in the port registers have been "hard-wired" to provide the following results when read:

Regist	er Bits	When Read
P5_PIN.x	(x = 1,7)	1
P5_REG.x	(x = 1,7)	1
P5_DIR.x	(x = 1,7)	1
P5_MODE.x	$(\mathbf{x} = 1)$	0
P5_MODE.x	(x = 7)	1

NOTE: Writing to these bits has no effect.

5. PORT6



On the 87C196CA, P6.2 and P6.3 have been removed from the device and are not available to the programmer. Corresponding bits in the port registers have been "hard-wired" to provide the following results when read:

Register Bits		When Read
P6_PIN.x	(x = 2,3)	1
P6_REG.x	(x = 2,3)	1
P6_DIR.x	(x = 2,3)	1
P6_MODE.x	(x = 2,3)	0

NOTE: Writing to these bits has no effect.

6.0 DATASHEET REVISION HISTORY

For rev -003 of this data sheet, the following changes were made:

1. To address the fact that many of the package prefix variables have changed, all package prefix variables in this document are now indicated with an "x".

For rev -002 of this data sheet, the frequency and period specifications for clock input have been updated from 16 MHz clock input, 62.5 ns clock period to 20 Mhz clock input and 50 ns period.