## TP3064A, TP3067A, TP13064A, TP13067A MONOLITHIC SERIAL INTERFACE COMBINED PCM CODEC AND FILTER SCTS025C – SEPTEMBER 1992 – REVISED JULY 1996

- Complete PCM Codec and Filtering Systems Include:
  - Transmit High-Pass and Low-Pass Filtering
  - Receive Low-Pass Filter With (sin x)/x Correction
  - Active RC Noise Filters
  - μ-Law or A-Law Compatible Coder and Decoder
  - Internal Precision Voltage Reference
  - Serial I/O Interface
  - Internal Autozero Circuitry

## description

The TP3064A, TP3067A, TP13064A, and TP13067A are comprised of a single-chip PCM codec (pulse-code-modulated encoder and de-coder) and PCM line filter. These devices provide all the functions required to interface a full-duplex (2-wire) voice telephone circuit with a TDM (time-division-multiplexed) system. These devices are pin-for-pin compatible with the National Semiconductor TP3064A and TP3067A, respectively. Primary applications include:

- Line interface for digital transmission and switching of T1 carrier, PABX, and central office telephone systems
- Subscriber line concentrators
- Digital-encryption systems
- Digital voice-band data-storage systems
- Digital signal processing

These devices are designed to perform the transmit encoding (A/D conversion) and receive decoding (D/A conversion) as well as the transmit and receive filtering functions in a PCM system. They are intended to be used at the analog termination of a PCM line or trunk. The devices require two transmit and receive master clocks that may be asynchronous (1.536 MHz, 1.544 MHz, or 2.048 MHz), transmit and receive data clocks that are synchronous with the master clock (but can vary from 64 kHz to 2.048 MHz), and transmit and receive frame-sync pulses. The TP3064A, TP3067A, TP13064A, and TP13067A provide the band-pass filtering of the analog signals prior to encoding and after decoding of voice and call progress tones. The TP3067A and TP13067A contain patented circuitry to achieve low transmit channel idle noise and are not recommended for applications in which the composite signals on the transmit side are below –55 dBm0.

The TP3064A and TP3067A are characterized for operation from 0°C to 70°C. The TP13064A and TP13067A are characterized for operation from –40°C to 85°C.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the CMOS gates.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



- μ-Law TP3064B and TP13064B
- A-Law TP3067B and TP13067B
- ±5-V Operation
- Low Operating Power . . . 70 mW Typ
- Power-Down Standby Mode . . . 3 mW Typ
- Automatic Power Down
- TTL- or CMOS-Compatible Digital Interface
- Maximizes Line Interface Card Circuit Density
- Improved Versions of National Semiconductor TP3064, TP3067, TP3064-X, TP3067-X



Copyright  $\ensuremath{\textcircled{}}$  1996, Texas Instruments Incorporated

SCTS025C - SEPTEMBER 1992 - REVISED JULY 1996

## functional block diagram





## TP3064A, TP3067A, TP13064A, TP13067A MONOLITHIC SERIAL INTERFACE COMBINED PCM CODEC AND FILTER SCTS025C – SEPTEMBER 1992 – REVISED JULY 1996

#### **Terminal Functions**

TERMINAL	_	DECODIDITION
NAME	NO.	DESCRIPTION
ANLG GND	2	Analog ground. All signals are referenced to ANLG GND.
ANLG LOOP	16	Analog loopback control input. Must be set to logic low for normal operation. When pulled to logic high, the transmit filter input is disconnected from the output of the transmit preamplifier and connected to VPO+ of the receive power amplifier.
BCLKR/CLKSEL	9	The bit clock that shifts data into DR after the FSR leading edge. May vary from 64 kHz to 2.048 MHz. Alternately, can be a logic input that selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode. BCLKX is used for both transmit and receive directions (see Table 1).
BCLKX	12	The bit clock that shifts out the PCM data on DX. BCLKX can vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLKX.
DR	8	Receive data input. PCM data is shifted into DR following the FSR leading edge.
DX	13	The 3-state PCM data output that is enabled by FSX.
FSR	7	Receive frame sync pulse input that enables BCLKR to shift PCM data in DR. FSR is an 8-kHz pulse train (see Figures 1 and 2 for timing details).
FSX	14	Transmit frame sync pulse that enables BCLKX to shift out the PCM data on DX. FSX is an 8-kHz pulse train (see Figures 1 and 2 for timing details).
GSX	17	Analog output of the transmit input amplifier. GSX is used to externally set gain.
MCLKR/PDN	10	Receive master clock (must be 1.536 MHz, 1.544 MHz, or 2.048 MHz). May be synchronous with MCLKX, but should be synchronous for best performance. When MCLKR is connected continuously low, MCLKX is selected for all internal timing. When MCLKR is connected continuously high, the device is powered down.
MCLKX	11	Transmit master clock (must be 1.536 MHz, 1.544 MHz, or 2.048 MHz). May be asynchronous with MCLKR
TSX	15	Open-drain output that pulses low during the encoder time slot
V <sub>BB</sub>	20	Negative power supply. V <sub>BB</sub> = $-5 V \pm 5\%$
V <sub>CC</sub>	6	Positive power supply. V <sub>CC</sub> = 5 V $\pm$ 5%
VFRO	5	Analog output of the receive filter
VFXI+	19	Noninverting input of the transmit input amplifier
VFXI-	18	Inverting input of the transmit input amplifier
VPI	4	Inverting input to the receive power amplifier. Also powers down both amplifiers when connected to $V_{BB}$
VPO+	1	The noninverted output of the receive power amplifier
VPO-	3	The inverted output of the receive power amplifier



SCTS025C - SEPTEMBER 1992 - REVISED JULY 1996

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, $V_{CC}$ (see Note 1)
Supply voltage, V <sub>BB</sub> (see Note 1)–7 V
Voltage range at any analog input or output $\dots \dots \dots$
Voltage range at any digital input or output Voltage range at any digital input or output
Continuous total dissipation
Operating free-air temperature range, T <sub>A</sub> : TP3064A, TP3067A 0°C to 70°C
TP13064A, TP13067A
Storage temperature range, T <sub>stg</sub>
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to GND.

#### **DISSIPATION RATING TABLE** $T_A \le 25^{\circ}C$ $T_A = 70^{\circ}C$ T<sub>A</sub> = 85<sup>°</sup>C DERATING FACTOR PACKAGE POWER RATING POWER RATING POWER RATING ABOVE T<sub>A</sub> = 25°C DW 1025 mW 8.2 mW/°C 656 mW 533 mW Ν 1150 mW 9.2 mW/°C 736 mW 598 mW

## recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V	
Supply voltage, V <sub>BB</sub>				-5.25	V	
High-level input voltage, V <sub>IH</sub>					V	
Low-level input voltage, V <sub>IL</sub>				0.6	V	
Common-mode input voltage range, $V_{ICR}^{\ddagger}$				±2.5	V	
Load resistance at GSX, RL		10			kΩ	
Load capacitance at GSX, CL				50	pF	
On existing free distance entry T	TP3064A, TP3067A	0		70	°C	
Operating free-air temperature, T <sub>A</sub>	TP13064A, TP13067A	-40		85		

<sup>‡</sup> Measure with CMRR > 60 dB.

NOTE 2: To avoid possible damage to these CMOS devices and resulting reliability problems, the power-up procedure described in the device power-up sequence paragraphs later in this document should be followed.



## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

## supply current

	PARAMETER		TEST CONDITIONS	TP306xA			TP1306xA			UNIT
			TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
	ICC Supply current from VCC	Power down	Nalaad		0.5	1		0.5	1.2	<b>m</b> A
1CC		Active	No load		6	10		6	11	mA
	IBB Supply current from VBB	Power down	No load		0.5	1		0.5	1.2	
BB		Active	NO IOAU		6	10		6	11	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, V<sub>BB</sub> = -5 V, and T<sub>A</sub> =  $25^{\circ}$ C.

# electrical characteristics at V\_{CC} = 5 V $\pm$ 5%, V\_{BB} = -5 V $\pm$ 5%, GND at 0 V, T\_A = 25°C (unless otherwise noted)

## digital interface

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
VOH	High-level output voltage	DX		2.4		V
Vai	Low-level output voltage	DX	IL = 3.2 mA		0.4	V
VOL	Low-level output voltage	TSX	IL = 3.2 mA, Drain open		0.4	v
IIН	High-level input current		$V_I = V_{IH}$ to $V_{CC}$		±10	μA
Ι <sub>ΙL</sub>	Low-level input current	All digital inputs	$V_{I}$ = GND to $V_{IL}$		±10	μA
IOZ	Output current in high-impedance state	DX	$V_{O}$ = GND to $V_{CC}$		±10	μΑ

## analog interface with transmit amplifier input

	PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Ц	Input current	VFXI+ or VFXI–	$V_{I} = -2.5 V$ to 2.5 V			±200	nA
r <sub>i</sub>	Input resistance	VFXI+ or VFXI–	$V_{I} = -2.5 V$ to 2.5 V	10			MΩ
r <sub>o</sub>	Output resistance		Closed loop, Unit gain		1	3	Ω
	Output dynamic range	GSX	R <sub>L</sub> ≥ 10 kΩ			±2.8	V
Av	Open-loop voltage amplification	VFXI+ to GSX		5000			
Bl	Unity-gain bandwidth	GSX		1	2		MHz
VIO	Input offset voltage	VFXI+ or VFXI–				±20	mV
CMRR	Common-mode rejection ratio			60			dB
k <sub>SVR</sub>	Supply-voltage rejection ratio			60			dB

 $\overline{\text{TAII typical values are at V}_{CC}} = 5 \text{ V}, \text{ V}_{BB} = -5 \text{ V}, \text{ and } \text{T}_{A} = 25^{\circ}\text{C}.$ 

## analog interface with receive filter

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Output resistance	VFRO			1	3	Ω
Load resistance	_	VFRO = ±2.5 V	600			Ω
Load capacitance	VFRO to GND				500	pF
Output dc offset voltage	VFRO to GND				±200	mV

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, V<sub>BB</sub> = –5 V, and T<sub>A</sub> = 25°C.



# TP3064A, TP3067A, TP13064A, TP13067A MONOLITHIC SERIAL INTERFACE COMBINED PCM CODEC AND FILTER SCTS025C – SEPTEMBER 1992 – REVISED JULY 1996

## analog interface with power amplifiers

	PARAMETER		TEST CONDITIONS		MIN	түр†	MAX	UNIT
lj –	Input current		VPI = -1 V to 1 V				±100	nA
ri	Input resistance		VPI = -1 V to 1 V	VPI = -1 V to 1 V				MΩ
r <sub>o</sub>	Output resistance	VPO+ or VPO-	Inverting unity gain			1		Ω
Av	Voltage amplification	VPO- or VPO+	VPO- = 1.77 Vrms,	RL = 600 Ω		-1		
ВI	Unity-gain bandwidth	VPO-	Open loop			400		kHz
VIO	Input offset voltage						±25	mV
		ratio of ( or)(	V/DO composted to V/DI	0 kHz to 4 kHz	60			dB
<sup>k</sup> SVR	Supply-voltage rejection	and of ACC of ABB	VPO – connected to VPI	4 kHz to 50 kHz	36			aв
RL	Load resistance		Connected from VPO+ to VPO-		600			Ω
CL	Load capacitance						100	pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, V<sub>BB</sub> = -5 V, and T<sub>A</sub> =  $25^{\circ}$ C.



# operating characteristics, over operating free-air temperature range V<sub>CC</sub> = 5 V $\pm$ 5%, V<sub>BB</sub> = -5 V $\pm$ 5%, GND at 0 V, V<sub>I</sub> = 1.2276 V, f = 1.02 kHz, transmit input amplifier connected for unity gain, noninverting (unless otherwise noted)

## timing requirements

	PARAMETER		TEST CONDITIONS	MIN	түр†	MAX	UNIT
<sup>f</sup> clock(M)	Frequency of master clock	MCLX and MCLKR	Depends on the device used and BCLKX/CLKSEL		1.536 1.544 2.048		MHz
fclock(B)	Frequency of bit clock, transmit	BCLKX		64		2.048	MHz
<sup>t</sup> r1	Rise time of master clock	MCLKX and MCLKR	Measured from 20% to 80%			50	ns
<sup>t</sup> f1	Fall time of master clock	MCLKX and MCLKR	Measured from 20% to 80%			50	ns
t <sub>r2</sub>	Rise time of bit clock, transmit	BCLKX	Measured from 20% to 80%			50	ns
<sup>t</sup> f2	Fall time of bit clock, transmit	BCLKX	Measured from 20% to 80%			50	ns
t <sub>w1</sub>	Pulse duration, MCLKX and MCLKR high			160			ns
t <sub>w2</sub>	Pulse duration, MCLKX and MCLKR low			160			ns
t <sub>su1</sub>	Setup time, BCLKX high (and FSX in long-sync mode) before MCLKX $\downarrow$	frame	First bit clock after the leading edge of FSX	100			ns
t <sub>w3</sub>	Pulse duration, BCLKX and BCLKR high		V <sub>IH</sub> = 2.2 V	160			ns
t <sub>w4</sub>	Pulse duration, BCLKX and BCLKR low		V <sub>IL</sub> = 0.6 V	160			ns
<sup>t</sup> h1	Hold time, frame sync low after bit clock low (long frame only)			0			ns
<sup>t</sup> h2	Hold time, BCLKX high after frame sync↑ ( frame only)	short		0			ns
t <sub>su2</sub>	Setup time, frame sync high before bit cloc frame only)	k↓ (long		80			ns
<sup>t</sup> d1	Delay time, BCLKX high to data valid		Load = 150 pF plus 2 LSTTL loads <sup>‡</sup>	0		140	ns
t <sub>d2</sub>	Delay time, BCLKX high to $\overline{TSX}$ low		Load = 150 pF plus 2 LSTTL loads‡			140	ns
<sup>t</sup> d3	Delay time, BCLKX (or 8 clock FSX in long only) low to data output disabled	frame		50		165	ns
t <sub>d4</sub>	Delay time, FSX or BCLKX high to data val frame only)	lid (long	C <sub>L</sub> = 0 pF to 150 pF	20		165	ns
t <sub>su3</sub>	Setup time, DR valid before $BCLKR{\downarrow}$			50			ns
t <sub>h3</sub>	Hold time, DR valid after BCLKR or BCLKX	(↓		50			ns
t <sub>su4</sub>	Setup time, FSR or FSX high before BCLK BCLKX $\downarrow$	R or	Short-frame sync pulse (1- or 2-bit clock periods long) (see Note 3)	50			ns
t <sub>h4</sub>	Hold time, FSX or FSR high after BCLKX of BCLKR $\downarrow$	r	Short-frame sync pulse (1- or 2-bit clock periods long) (see Note 3)	100			ns
<sup>t</sup> h5	Hold time, frame sync high after bit clock \!\!\!\!\downarrow		Long-frame sync pulse (from 3- to 8-bit clock periods long)	100			ns
t <sub>w5</sub>	Pulse duration of the frame sync pulse (low	/ level)	64 kbps operating mode	160			ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, V<sub>BB</sub> = -5 V, and T<sub>A</sub> =  $25^{\circ}$ C.

<sup>‡</sup> Nominal input value for an LSTTL load is 18 k $\Omega$ .

NOTE 3: For short-frame sync timing, FSR and FSX must go high while their respective bit clocks are high.



SCTS025C - SEPTEMBER 1992 - REVISED JULY 1996

#### filter gains and tracking errors

PARAMETER		TEST CONDITIONS <sup>‡</sup>	MIN	түр†	MAX	UNIT		
Maximum peak transmit	TP3064A, TP13064A	3.17 dBm0		2.501		V		
overload level	TP3067A, TP13067A	3.14 dBm0		2.492		v		
ansmit filter gain, absolute (at 0 dBm0)		T <sub>A</sub> = 25°C	-0.15		0.15	dB		
		f = 16 Hz			-40			
		f = 50 Hz			-30			
		f = 60 Hz			-26			
		f = 200 Hz	-1.8		-0.1			
Transmit filter gain, relativ	e to absolute	f = 300 Hz to 3000 Hz	-0.15		0.15	dB		
		f = 3300 Hz	-0.35		0.05			
		f = 3400 Hz	-0.8		0			
		f = 4000 Hz			-14			
		$f \ge 4600 \text{ Hz}$ (measure response from 0 Hz to 4000 Hz)			-32			
Absolute transmit gain var temperature and supply version		Relative to absolute transmit gain	-0.1		0.1	dB		
		Sinusoidal test method; Reference level = –10 dBm0						
Transmit gain tracking error with level		3 dBm0 ≥ input level ≥ –40 dBm0		±0.2		٩D		
		-40 dBm0 > input level ≥ -50 dBm0			±0.4	dB		
		–50 dBm0 > input level ≥ –55 dBm0			±0.8			
Receive filter gain, absolute (at 0 dBm0)		Input is digital code sequence for 0 dBm0 signal, T <sub>A</sub> = 25°C	-0.15		0.15	dB		
		$f = 0$ Hz to 3000 Hz, $T_A = 25^{\circ}C$	-0.15		0.15			
Dessitive filter main melative	, da abaaluda	f = 3300 Hz	-0.35		0.05			
Receive filter gain, relative	e to absolute	f = 3400 Hz	-0.8		0	dB		
		f = 4000 Hz			-14			
Absolute receive gain vari and supply voltage	ation with temperature	T <sub>A</sub> = full range, See Note 4	-0.1		0.1	dB		
		Sinusoidal test method; reference input PCM code corresponds to an ideally encoded –10 dBm0 signal						
Receive gain tracking erro	or with level	3 dBm0 ≥ input level ≥ –40 dBm0			±0.2	dB		
		−40 dBm0 > input level ≥ −50 dBm0			±0.4			
		–50 dBm0 > input level ≥ –55 dBm0			±0.8			
Receive output drive volta	ge	RL = 10 kΩ			±2.5	V		
Transmit and receive gain	tracking error with	Pseudo-noise-test method; reference input PCM code corresponds to an ideally encoded – 10 dBm0 signal						
level (A-law, CCITT C712)	0	$3 \text{ dBm0} \ge \text{input level} \ge -40 \text{ dBm0}$			±0.25	dB		
		−40 dBm0 > input level ≥ −50 dBm0			±0.3			
		–50 dBm0 > input level ≥–55 dBm0			±0.45			

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, V<sub>BB</sub> = -5 V, and T<sub>A</sub> =  $25^{\circ}$ C. <sup>‡</sup> Absolute rms signal levels are defined as follows: V<sub>I</sub> = 1.2276 V = 0 dBm0 = 4 dBm at f = 1.02 kHz with R<sub>L</sub> =  $600 \Omega$ .

NOTE 4: Full range for the TP3064A and TP3067A is 0°C to 70°C. Full range for the TP13064A and TP13067A is -40°C to 85°C.



SCTS025C - SEPTEMBER 1992 - REVISED JULY 1996

#### envelope delay distortion with frequency

PARAMETER	TEST CONDITIONS	MIN TYP	t MAX	UNIT	
Transmit delay, absolute (at 0 dBm0)	f = 1600 Hz	29	) 315	μs	
	f = 500 Hz to 600 Hz	19	5 220		
Transmit filter gain, relative to absolute	f = 600 Hz to 800 Hz	12	) 145		
	f = 800 Hz to 1000 Hz	5	) 75		
	f = 1000 Hz to 1600 Hz	2	0 40	μs	
	f = 1600 Hz to 2600 Hz	5	5 75		
	f = 2600 Hz to 2800 Hz	8	0 105		
	f = 2800 Hz to 3000 Hz	13	) 155		
Receive delay, absolute (at 0 dBm0)	f = 1600 Hz	18	200	μs	
	f = 500 Hz to 1000 Hz	-40 -2	5		
	f = 1000 Hz to 1600 Hz	-30 -2	)		
Receive delay, relative to absolute	f = 1600 Hz to 2600 Hz	7	0 90	μs	
	f = 2600 Hz to 2800 Hz	10	) 125	]	
	f = 2800 Hz to 3000 Hz	14	) 175		

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, V<sub>BB</sub> = -5 V, and T<sub>A</sub> =  $25^{\circ}$ C.

#### noise

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT	
Transmit noise, C-message weighted	TP3064A, TP13064A	V <sub>FXI</sub> = 0 V		9	14	dBrnC0
Transmit noise, psophometric weighted (see Note 5)	TP3067A, TP13067A	V <sub>FXI</sub> = 0 V		-78	-75	dBm0p
Receive noise, C-message weighted	TP3064A, TP13064A	PCM code equals alternating positive and negative zero		2	4	dBrnC0
Receive noise, psophometric weighted	TP3067A, TP13067A	PCM code equals positive zero		-86	-83	dBm0p
Noise single frequency		VFXI+ = 0 V, f = 0 kHz to 100 kHz, Loop-around measurement			-53	dBm0

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $V_{BB}$  = -5 V, and  $T_A$  = 25°C. NOTE 5: Measured by extrapolation from the distortion test result. This parameter is achieved through use of patented circuitry and is not recommended for applications in which the composite signals on the transmit side are below -55 dBm0.



SCTS025C - SEPTEMBER 1992 - REVISED JULY 1996

#### power supply rejection

PARAMETER	PARAMETER TEST CONDITIONS			MIN	MAX	UNIT
			A-law	38		dB
Positive power-supply rejection, transmit	V <sub>CC</sub> = 5 V + 100 mVrms, VFXI+ = -50 dBm0	f = 0 Hz to 4 kHz	μ-law	38		dBC†
		f = 4 kHz to 50 kHz		40		dB
	V <sub>BB</sub> = -5 V + 100 mVrms, VFXI+ = -50 dBm0		A-law	35		dB
Negative power-supply rejection, transmit		f = 0 Hz to 4 kHz	μ-law	35		dBC†
		f = 4 kHz to 50 kHz	f = 4 kHz to 50 kHz			dB
Positive power-supply rejection, receive	PCM code equals positive zero, V <sub>CC</sub> = 5 V + 100 mVrms		A-law	40		dB
		f = 0 Hz to 4 kHz	μ-law	40		dBC†
		f = 4 kHz to 50 kHz		40		dB
	PCM code equals positive zero,		A-law	38		dB
Negative power-supply rejection, receive		f = 0 Hz to 4 kHz	μ-law	38		dBC†
	$V_{BB} = -5 V + 100 mVrms$	f = 4 kHz to 50 kHz		40		dB
Spurious out-of-band signals at the channel output (VFRO)	0 dBm0, 300-Hz to 3400-Hz input a (measure individual image signals a				dB	
	f = 4600 Hz to 7600 Hz				-33	- Ch
	f = 7600 Hz to 100 kHz				-40	dB

<sup>†</sup> The unit dBC applies to C-message weighting.

#### distortion

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
	Level = 3 dBm0		33		
	Level = 0 dBm0 to - 30 dBm0		36		
o	‡ Level = -40 dBm0	Transmit	29		-not
Signal-to-distortion ratio, transmit or receive half-channel <sup>‡</sup>		Receive	30		dBC†
	Level = -55 dBm0	Transmit	14		
		Receive	15		
Single-frequency distortion products, transmit				-46	dB
Single-frequency distortion products, receive				-46	dB
Intermodulation distortion	Loop-around measurement, VFXI+ = $-4 \text{ dBm0}$ to $-21 \text{ dBm0}$ , Two frequencies in the range of 300 Hz to 3400 Hz			-41	dB
	Pseudo noise test method				
	Level = -3 dBm0		33		
Signal-to-distortion ratio, transmit half-channel (A-Law)	Level = $-6 \text{ dBm0 to} -27 \text{ dBm0}$				
(CCITT G.714)§	Level = -34 dBm0		33.5		dB
	Level = -40 dBm0		28.5		
	Level = -55 dBm0		13.5		
	Level = -3 dBm0		33		
	Level = $-6 \text{ dBm0 to} -27 \text{ dBm0}$		36		
Signal-to-distortion ratio, receive half-channel (A-law) (CCITT G.714)§	Level = -34 dBm0		34.2		dB
(0011 0.14)3	Level = -40 dBm0		30		
	Level = -55 dBm0				

<sup>†</sup> The unit dBC applies to C-message weighting.

<sup>‡</sup>Sinusoidal test method (see Note 6)

§ Pseudo-noise test method

NOTE 6: The TP13064A and TP3064A are measured using a C-message filter. The TP13067A and TP3067A are measured using a psophometric weighted filter.



SCTS025C - SEPTEMBER 1992 - REVISED JULY 1996

#### crosstalk

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
Crosstalk, transmit to receive	f = 300 Hz to 3000 Hz,	DR at steady PCM code		-90	-75	dB
Crosstalk, receive to transmit (see Note 7)	VFXI = 0 V,	f = 300 Hz to 3000 Hz		-90	-72	dB

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, V<sub>BB</sub> = -5 V, and T<sub>A</sub> =  $25^{\circ}$ C. NOTE 7: Receive-to-transmit crosstalk is measured with a -50 dBm0 activation signal applied to VFXI+.

## power amplifiers

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
	Balanced load, $R_L$ connected between VPO+ and VPO –			
Maximum 0 dBm0 rms level for better than $\pm 0.1$ dB	R <sub>L</sub> = 600 Ω			
linearity over the range if – 10 dBm0 to 3 dBm0	R <sub>L</sub> = 1200 Ω	3.5		V <sub>rms</sub>
	R <sub>L</sub> = 30 kΩ	4		
Signal/distortion	R <sub>L</sub> = 600 Ω	50		dB



SCTS025C - SEPTEMBER 1992 - REVISED JULY 1996

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Short-Frame Sync Timing



SCTS025C - SEPTEMBER 1992 - REVISED JULY 1996

## PARAMETER MEASUREMENT INFORMATION



Figure 2. Long-Frame Sync Timing



SCTS025C - SEPTEMBER 1992 - REVISED JULY 1996

## **PRINCIPLES OF OPERATION**

## system reliability and design considerations

TP306xA, TP1306xA system reliability and design considerations are described in the following paragraphs.

## latch-up

Latch-up is possible in all CMOS devices. It is caused by the firing of a parasitic SCR that is present due to the inherent nature of CMOS. When a latch-up occurs, the device draws excessive amounts of current and will continue to draw heavy current until power is removed. Latch-up can result in permanent damage to the device if supply current to the device is not limited.

Even though the TP306xA and TP1306xA devices are heavily protected against latch-up, it is still possible to cause latch-up under certain conditions in which excess current is forced into or out of one or more terminals. Latch-up can occur when the positive supply voltage drops momentarily below ground, when the negative supply voltage rises momentarily above ground, or possibly if a signal is applied to a terminal after power has been applied but before the ground is connected. This can happen if the device is hot-inserted into a card with the power applied, or if the device is mounted on a card that has an edge connector and the card is hot-inserted into a system with the power on.

To help ensure that latch-up does not occur, it is considered good design practice to connect a reverse-biased Schottky diode (with a forward voltage drop of less than or equal to 0.4 V - 1N5711 or equivalent) between the power supply and GND (see Figure 3). If it is possible that a TP306xA- or TP1306xA-equipped card that has an edge connector could be hot-inserted into a powered-up system, it is also important to ensure that the ground edge connector traces are longer than the power and signal traces so that the card ground is always the first to make contact.

#### device power-up sequence

Latch-up can also occur if a signal source is connected without the device being properly grounded. A signal applied to one terminal could then find a ground through another signal terminal on the device. To ensure proper operation of the device and as a safeguard against this sort of latch-up, it is recommended that the following power-up sequence always be used:

- 1. Ensure that no signals are applied to the device before the power-up sequence is complete.
- 2. Connect GND.
- Apply V<sub>BB</sub> (most negative voltage).
- Apply V<sub>CC</sub> (most positive voltage).
- 5. Force a power down condition in the device.
- 6. Connect clocks.
- 7. Release the power down condition.
- Apply FS synchronization pulses.
- 9. Apply the signal inputs.

When powering down the device, this procedure should be followed in the reverse order.



## **PRINCIPLES OF OPERATION**



## Figure 3. Latch-Up Protection Diode Connection

## internal sequencing

Power-on reset circuitry initializes the TP3064A, TP3067A, TP13064A, and TP13067A devices when power is first applied, placing it into the power-down mode. DX and VFRO outputs go into high-impedance states and all nonessential circuitry is disabled. A low level or clock applied to MCLKR/PDN powers up the device and activates all circuits. DX, a 3-state PCM data output, remains in the high-impedance state until the arrival of the second FSX pulse.

## synchronous operation

For synchronous operation, a clock is applied to MCLKX. MCLKR/PDN is used as a power-down control. A low level on MCLKR powers up the device and a high level powers it down. In either case, MCLKX is selected as the master clock for both receive and transmit direction. BCLKX must also have a bit clock applied to it. The selection of the proper internal divider for a master-clock frequency of 1.536 MHz, 1.544 MHz, or 2.048 MHz can be done via BCLKR/CLKSEL. The device automatically compensates for the 193rd clock pulse of each frame.

A fixed level on BCLKR/CLKSEL selects BCLKX as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation that can be selected depending on the state of BCLKR/CLKSEL. In the synchronous mode, BCLKX may be in the range from 64 kHz to 2.048 MHz but must be synchronous with MCLKX.

BCLKR/CLKSEL	MASTER-CLOCK FREQUENCY SELECTED			
BCLKK/CLKSEL	TP3064A, TP13064A	TP3067A, TP13067A		
Clock Input	1.536 MHz or 1.544 MHz	2.048 MHz		
Logic Input L (sync mode only)	2.048 MHz	1.536 MHz or 1.544 MHz		
Logic Input H (open) (sync mode only)	1.536 MHz or 1.544 MHz	2.048 MHz		

The encoding cycle begins with each FSX pulse, and the PCM data from the previous cycle is shifted out of the enabled DX output on the rising edge of BCLKX. After eight bit-clock periods, the 3-state DX output is returned to the high-impedance state. With an FSR pulse, PCM data is latched via DR on the falling edge of BCLKX (or BCLKR, if running). FSX and FSR must be synchronous with MCLKX and MCLKR.



SCTS025C - SEPTEMBER 1992 - REVISED JULY 1996

## PRINCIPLES OF OPERATION

## asynchronous operation

For asynchronous operation, separate transmit and receive clocks can be applied. MCLKX and MCLKR must be 2.048 MHz for the TP3064A and TP13064A, 1.536 MHz or 1.544 MHz for the TP3067A and TP13067A and need not be synchronous. However, for best performance, MCLKR should be synchronous with MCLKX. This is easily achieved by applying only static logic levels to MCLKR/PDN. This connects MCLKX to all internal MCLKR functions. For 1.544-MHz operation, the device compensates for the 193rd clock pulse of each frame. Each encoding cycle is started with FSX, and FSX must be synchronous with MCLKX and BCLKX. Each decoding cycle is started with FSR, and FSR must be synchronous with BCLKR. The logic levels shown in Table 1 are not valid in the asynchronous mode. BCLKX and BCLKR can operate from 64 kHz to 2.048 MHz.

## short-frame sync operation

The device can operate with either a short- or a long-frame sync pulse. On power up, the device automatically goes into the short-frame mode where both FSX and FSR must be one bit-clock period long with timing relationships specified in Figure 1. With FSX high during a falling edge of BCKLX, the next rising edge of BCLKX enables the 3-state output buffer, DX, which outputs the sign bit. The remaining seven bits are clocked out on the following seven rising edges, and the next falling edge disables DX. With FSR high during a falling edge of BCLKR (BCLKX in synchronous mode), the next falling edge of BCLKR latches in the sign bit. The following seven falling edges latch in the remaining bits. The short-frame sync pulse can be utilized in either the synchronous or asynchronous mode.

## long-frame sync operation

Both FSX and FSR must be three or more bit-clock periods long to use the long-frame sync mode with timing relationships, as shown in Figure 2. Using the transmit frame sync (FSX), the device detects whether a shortor long-frame sync pulse is being used. For 64-kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The rising edge of FSX or BCLKX, which ever occurs later, enables the DX 3-state output buffer. The first bit clocked out is the sign bit. The next seven rising edges of BCLKX edges clock out the remaining seven bits. The falling edge of BCLKX following the eighth rising edge or FSX going low, whichever occurs later, disables DX. A rising edge on FSR, the receive frame sync pulse, causes the PCM data at DR to be latched in on the next eight falling edges of BCLKR (BCLKX in synchronous mode). The long-frame sync pulse may be used in either the synchronous or asynchronous mode.



## PRINCIPLES OF OPERATION

## transmit section

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors. The low noise and wide bandwidth characteristics of these devices provide gains in excess of 20 dB across the audio passband. The operational amplifier drives a unity-gain filter consisting of an RC active prefilter followed by an eight-order switched-capacitor band-pass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. As per  $\mu$ -law (TP3064A and TP13064A) or A-law (TP3067A and TP13067A) coding conventions, the ADC is a companding type. A precision voltage reference provides an input overload of nominally 2.5-V peak. The sampling of the filter output is controlled by the FSX frame sync pulse. Then the successive-approximation encoding cycle begins. The 8-bit code is loaded into a buffer and shifted out through DX at the next FSX pulse. The total encoding delay is approximately 290  $\mu$ s. Any offset voltage due to the filters or comparator is cancelled by sign bit integration (see Table 2).

	<b>TP3064A, TP13064A</b> μ-Law	TP3067A, TP13067A A-Law (INCLUDES EVEN-BIT INVERSION)		
V <sub>I</sub> = + Full scale	1 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0		
V <sub>1</sub> = 0	1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1	1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1		
V <sub>I</sub> = – Full scale	0 0 0 0 0 0 0 0	0 0 1 0 1 0 1 0		

Table	2.	Encoding	Format	at	DX	Output
IUNIC	_	Linoounig	i ormat	u		output

## receive section

The receive section consists of an expanding DAC that drives a fifth-order low-pass filter clocked at 256 kHz. The decoder is  $\mu$ -law (TP3064A and TP13064A) or A-law (TP3067A and TP13067A), and the fifth-order low-pass filter corrects for the (sin x)/x attenuation caused by the 8-kHz sample/hold. The filter is followed by a second-order RC active post filter with its output at VFRO. The receive section is unity gain, but gain can be added by using the power amplifiers. At FSR, the data at DR is clocked in on the falling edge of the next eight BCLKR (BCLKX) periods. At the end of the decoder time slot, the decoding cycle begins and 10- $\mu$ s later the decoder DAC output is updated. The decoder delay is about 10  $\mu$ s (decoder update) plus 110  $\mu$ s (filter delay) plus 62.5  $\mu$ s (1/2 frame), or a total of approximately180  $\mu$ s.

#### receive power amplifiers

Two inverting-mode power amplifiers are provided for directly driving a match-line interface transformer. The gain of the first power amplifier can be adjusted to boost the  $\pm 2.5$ -V peak output signal from the receive filter up to the  $\pm 3.3$ -V peak into an unbalanced 300- $\Omega$  load, or  $\pm 4$  V into an unbalanced 15-k $\Omega$  load. The second power amplifier is internally connected in the unity-gain inverting mode to give 6 dB of signal gain for balanced loads.

Maximum power transfer to a 600- $\Omega$  subscriber line termination is obtained by differentially driving a balanced transformer with  $\sqrt{2:1}$  turns ratio, as shown in Figure 3. A total peak power of 15.6 dBm can be delivered to the load plus termination.



SCTS025C - SEPTEMBER 1992 - REVISED JULY 1996

## **APPLICATION INFORMATION**

## power supplies

While the pins of the TP1306xA and TP306xA families are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed ensuring that ground is connected to the device before any other connections are made. In applications where the printed-circuit board can be plugged into a hot socket with power and clocks already present, an extra long ground pin in the connector should be used.

All ground connections to each device should meet at a common point as close as possible to ANLG GND. This minimizes the interaction of ground return currents flowing through a common bus impedance. V<sub>CC</sub> and V<sub>BB</sub> supplies should be decoupled by connecting 0.1-µF decoupling capacitors to this common point. These bypass capacitors must be connected as close as possible to V<sub>CC</sub> and V<sub>BB</sub>.

For best performance, the ground point of each codec/filter on a card should be connected to a common card ground in star formation rather than via a ground bus. This common ground point should be decoupled to  $V_{CC}$ and  $V_{BB}$  with 10-µF capacitors.



## TP3064A, TP3067A, TP13064A, TP13067A MONOLITHIC SERIAL INTERFACE COMBINED PCM CODEC AND FILTER SCTS025C - SEPTEMBER 1992 - REVISED JULY 1996

**APPLICATION INFORMATION** 





Figure 4. Typical Synchronous Application



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated