

TP3210 SLIM™ Subscriber Line Interface Module

General Description

The TP3210 is a complete electronic SLIC and PCM COMBO® CODEC/Filter module intended to interface the analog subscriber line to a PCM highway. It is designed to meet the requirements for U.S. central office and remote switching applications. When used in conjunction with a simple, non-critical, external protection network, two resistors and a ring relay, the TP3210 forms a complete line circuit, handling all the BORSCHT functions.

The TP3210 module consists of a line driver, a line receiver, a line impedance control circuit, a hybrid balance circuit, a line supervision circuit, a ring supervision circuit, three positive relay drivers, a TP3054 $\mu\text{-Law}$ COMBO CODEC/Filter and a serial control interface. Any changes in the status of the subscriber loop generate an interrupt, allowing the device to be used in either polled or interrupt driven applications.

Features

- Complete COMBO CODEC/Filter and SLIC functions
- Exceeds LSSGR central office specifications
- In-band on-hook transmission capability
- Resistive loop feed with current limit
- Power denial mode
- Compatible with loop start and ground start signalling
- Automatic ring trip compatible with all U.S ringing conditions
- Four selectable hybrid balance networks
- Three relay drivers
- Thermal overload protection
- Compatible with inexpensive protection networks
- Withstands 500V RTN to GND surge
- Compatible with standard PCM highway
- Small physical size and minimal external components

Simplified Block Diagram





FIGURE 1. Simplified Block Diagram

Connection Diagram



TL/H/9422-2

Order Number TP3210J NS Package Number HY40C

22 - GND2

21 - V_{CC}

Pin Descriptions

FSx 19 FS_R 20

Pin	Description
TIP	Normally positive side of the subscriber line.
RING	Normally negative side of the subscriber line.
TPR	High voltage line driver output. Connects to TIP via an external protection network.
RPR	High voltage line driver output. Connects to RING via an external protection network.
TIPS	Positive ring sensing input. Connected to the positive side of the subscriber loop during ringing.
RINGS	Negative ring sensing input. Connected to the negative side of the subscriber loop during ringing.
RBUS+	Positive ring bus sensing input. Connected to the positive side of the ring bus.
RBUS-	Negative ring bus sensing input. Connected to the negative side of the ring bus.
BCLK	Bit Clock used to shift PCM information into D _R and out of Dx. May vary from 64 kHz to 2.048 MHz in 8 kHz increments.
MCLK	Master Clock. Must be 1.536, 1.544 or 2.048 MHz.
CLKSEL	Master Clock Select Input. Must be connected high for 1.536 or 1.544 MHz operation. Must be connected low for 2.048 MHz operation.

Pin	Description
FSx	Transmit frame synchronization pulse input which enables BCLK to shift the PCM information out of Dx. FSx is an 8 kHz pulse train. See <i>Figures 8</i> and <i>9</i> for timing details.
Dx	The TRI-STATE® PCM data output which is enabled by FSx.
TSx	Open drain output which pulses low during the period when the Dx output is enabled.
FS _R	Receive frame synchronization pulse input which enables BCLK to shift the PCM information into D_R . FS $_R$ is an 8 kHz pulse train. See <i>Figures 8</i> and <i>9</i> for timing details.
D _R	Receive data input. PCM data is shifted into D_R during the receive timeslot determined by FS $_R$.
CCLK	Control clock used to shift control data into CI and out of CO during CS low.
CS	Chip select input. Must be low to enable the shifting of control data into Cl and out of CO.
CI	The serial control data input used to set the operating state of the module.
СО	The serial status output used to monitor the operating state of the module. CO is TRI-STATE when CS is high. See Figure 3 for timing diagram.
INTR	Open drain interrupt output. A logic low indicates a change in the status of the subscriber loop, or a change in thermal shutdown.
V _{BB}	Negative power supply. $V_{BB} = 5V \pm 5\%$. Decoupled by internal 0.047 μF to ground.
V _{CC}	Positive power supply. $V_{CC} = 5V \pm 5\%$. Decoupled by internal 0.047 μ F to ground.
RRLY	Ring Relay Driver. Controlled by State Control Data Word bit D4 (see Table I). It is automatically turned off when ring trip is detected.
RLY1	General purpose relay driver controlled by State Control Data Word bit D5.
RLY2	General purpose relay driver controlled by State Control Data Word bit D6.
GND1 GND2 GND3	Low Voltage Ground. V _{BB} , V _{CC} and all digital signals are referenced to these pins. GND1, GND2 and GND3 should be externally connected together close to the module. Collectively referenced as GND in electrical specifications.
V _{BAT}	Negative high voltage supply. $V_{BAT} = -55V \text{ to } -59V.$
RTN	High voltage ground return. V _{BAT} and all analog signals are referenced to this pin.
DC	Don't connect. Do not make external connections to these pins.

1

Functional Block Description

Functional Block	Description
Line Driver	The Line Driver is a differential output transconductance amplifier which provides the d.c. power and balanced a.c. signals to the subscriber line. The d.c. power is determined by the d.c. Loop Impedance Control circuit. The a.c. signal applied to the line is controlled by the a.c. Loop Impedance Control and the analog signal generated by the TP3054 COMBO CODEC/Filter from the received PCM information. Feedback from the TIP and RING lines produces an effective longitudinal input impedance of about 1500 from TIP and RING to RTN (750 total). In the presence of large longitudinal currents, each output of the Line Driver is capable of sourcing or sinking current to limit the longitudinal voltage.
Line Receiver	The Line Receiver monitors the metallic (differential) voltage on the line in the presence of large longitudinal (common mode) voltages.
Loop Impedance Control	The Loop Impedance Control feeds back the line voltage to produce a resistive/inductive d.c. feed impedance for longer loops and a constant current d.c. feed for shorter loops while maintaining an a.c. 2-wire input impedance of $900\Omega + 2.16~\mu\text{F}$ over the voice band, easily meeting the 2-wire return loss requirements.
Hybrid Balance Control	The Hybrid Balance Control circuit consists of four software selectable networks, assuring that the 4-wire return loss requirements are met for a variety of conditions.
Loop Supervision	The Loop Supervision circuit monitors the d.c. current flow in the subscriber loop under non-ringing state and detects on-hook, off-hook and replicates dial pulses.
Ring Supervision	The Ring Supervision circuit monitors the d.c. current flow in the subscriber loop during the ringing state. This circuit is capable of detecting an off-hook condition in less than 200 ms in the presence of large a.c. ringing signals. It operates on loops with ringing superimposed on TIP or RING or with balanced ringing. It supports bridged ringers, ringers to ground on either TIP or RING and with superimposed ringers.
Relay Drivers	The three NPN relay drivers are capable of driving +5V or +12V relays directly RRLY is dedicated to the ring relay and is automatically turned off when ring trip is detected by the Ring Supervision circuit RLY1 and RLY2 are general purpose Relay current will be returned to GND3 a pin 26.

Functional Block	Description
СОМВО	The COMBO provides the PCM filtering, encoding and decoding functions necessary to interface the PCM highway to the analog signals on the subscriber loop. This function is identical to the industry standard TP3054 COMBO CODEC/Filter (see the TP3054 datasheet for full details).
Control Interface	The Control Interface circuit provides easy control and monitoring of the state of the TP3210 via a simple serial interface. Via this circuit the user can program the operating mode of the module, and monitor the line status (see Table I for details).

Functional Description

Power-On

When power is first applied, the power-on reset circuitry initializes the TP3210 and places it in a standby mode. The State Control Data Word is cleared to "0". All unnecessary circuitry is powered down. The serial control interface and the loop supervision circuitry remain fully functional. The device is now ready for activation, either by the user programming it into the ring mode by writing into the State Control Data Word or by the subscriber going off-hook, powering-up the device automatically.

The State Control Data Word

The State Control Data word is a single eight-bit word as shown in Table I. Bits D0-D7 of the control word program the operating state of the device. The module can override the control bits D2 and D3 to activate the power denial mode in order to protect itself from damage under a thermal overload condition.

Status Word

The eight-bit Status Word indicates the status of the TP3210 at the instant a read operation is performed. Table IV shows the definitions of the status word. A logic high indicates that the state or function is enabled, a low indicates that it is disabled.

The Control Interface

The Control Interface consists of a single eight-bit shift register and a buffer register. The shift register is written via the serial input CI, under the control of \overline{CS} and CCLK, to program the device's operating state. Several bits of the shift register may be altered by the device itself in response to changes in the subscriber loop status. These changes in state may be read via the serial output CO. The S2 and S3 status bits are over-written by the occurrence of a thermal overload, forcing the device into the Power-Denial mode. S7 is the hook-switch status bit. A logic "0" for S7 indicates an Off-Hook or Ring-Trip condition exists at the instant of access and a logic "1" indicates on-hook. Any changes in line status, or thermal shutdown condition will generate an interrupt at \overline{INTR} output.

TABLE I. State Control Data Word

Control Bit	Description		
D7	Don't Care. This bit is overwritten by the line supervision circuitry.		
D6	A logic "1" turns on RLY2.		
D5	A logic "1" turns on RLY1.		
D4	A logic "1" enables Ring mode, turns on RRLY and Ring Supervision circuit. Status Bit S7 indicates ring-trip. Logic "0" at D4 enables the normal non-ringing mode.		
D3	Used with D2 to select Power Denial, Battery Reversal and On-Hook Transmission modes. See Table II. Under Power Denial mode, the Line Driver is disabled, denying power to the subscriber loop. It can be set or cleared by a write operation. Under a thermal overload condition, D2 is forced to "0" and D3 is forced to "1" in order to protect the device from damage. As long as the thermal overload condition exists, the Power Denial mode cannot be cleared by a write operation.		
D2	Used with D3 to select Power Denial, Battery Reversal and On-Hook Transmission modes. See Table II.		
D1	Used with D0 to select hybrid balance network. See Table III.		
D0	Used with D1 to select hybrid balance network. See Table III.		

TABLE II. Operating Modes of TP3210

D4	D3	D2	Mode
0	0	0	Normal
0	0	1	Reverse Battery
0	1	0	Power Denial
0	1	1	On-Hook Transmission
1	Х	Х	Ring

TABLE III. Hybrid Balance Test Networks

D1	DO	Reference Test Network
0	0	900Ω
0	1	1650Ω $\ $ (100Ω + 0.005 μF)
1	0	800Ω $\ $ (100Ω + 0.05 μ F)
1	1	900Ω + 2.16 μF

There are several ways of accessing the serial control interface. They are:

- a. Write/Read
- b. Read/Write
- c. Quick Status Read

In the Write/Read operation, the objective is to change the state of the device. While shifting the new state control data into CI, the previous status information is shifted out of CO. This data should be compared with the previous status information to determine if a change had occurred since the last access.

In the Read/Write operation, the objective is to monitor the state of the module. While the current status is shifted out at CO, the last known state of the device is shifted into CI externally. If a thermal overload condition has occurred since the last access, the device will automatically set itself to the power denial mode (S2 bit will be forced to "0" and S3 bit will be forced to "1") prior to the access and will be reset by writing the previous state. This has no detrimental effect, however, since the power-denial mode will immediately be set again and the device will remain in the Power-Denial mode as long as the thermal overload continues to exist. If ring trip has occurred or the hook switch status has changed since the last access, the S7 bit will also be altered by the device. The timing for the Write/Read or Read/Write modes is shown in Figure 2.

The Quick Status Read operation allows a fast read of the S7 status bit, which indicates if a Ring-Trip or Off-Hook condition exists. It does not cause the shift register to shift, thus no control data is required. *Figure 3* is the timing diagram for the Quick Status Read Mode.

TABLE IV. Status Information Word

Status Bit	Description
S7	Indicates switch hook status. S7 is a "1" if the subscriber is on-hook. If D4 is programmed to be "0" for normal mode, a logic "0" at S7 indicates off-hook. If the device is in the Ring mode (D4 = "1"), a logic "0" at S7 indicates ring-trip.
S6	A logic "1" indicates that RLY2 is on.
S5	A logic "1" indicates that RLY1 is on.
S4	A logic "1" indicates Ring mode is on. RRLY is turned on, and the Ring Supervision circuit is activated. A logic "0" at S7 indicates that a ring trip has occurred, forcing RRLY to be deactivated. D4 should be cleared to "0" by a write/read operation in order to program the device into the normal mode.
S 3	S2 and S3 indicate Power-Denial, Battery Reversal and On-Hook Transmission modes. See Table II. When an overload condition exists which raises the junction temperature to exceed about 170°C, the TP3210 will automatically initialize a power denial mode (S2 forced to "0" and S3 forced to "1") to protect itself from damage. The device will not go back to the normal mode even if the thermal overload ceased to exist. The system can determine if the thermal overload condition has cleared itself by programming the TP3210 into the desired operating mode and read back status bits S2 and S3. If the overload still exists, the power denial mode will be activated again as long as the device's junction temperature exceeds approximately 170°C.
S2	S2 and S3 indicate Power-Denial, Battery Reversal and On-Hook Transmission modes. See Table II.
St	S0 and S1 indicate the selected hybrid balance test network. See Table III.
S0	S0 and S1 indicate the selected hybrid balance test network. See Table III.




FIGURE 2. Control Interface Timing—Write/Read or Read/Write Modes

CCLK

TL/H/9422-4

FIGURE 3. Control Interface Timing—Quick Status Read Mode

3

Battery Feed

The apparent battery voltage across the line is approximately 0.86 \times V_{BAT}. With V_{BAT} = -56V, the TP3210 provides a nominal apparent battery voltage of -48V across TIP and RING. The module provides a resistive/inductive feed at longer loops. The d.c. current feed has been designed to guarantee 21 mA into a 1900 Ω loop at nominal battery. At shorter loops, the d.c. feed is current-limited to nominally 43 mA in order to conserve power. At normal battery polarity (D2=0 and D3=0), TIP is more positive than RING. The current feed characteristic is shown in Figure 4.




FIGURE 4. DC Feed Characteristics

2-Wire Impedance

The nominal 2-wire input impedance is $900\Omega + 2.16~\mu\text{F}.$ This is shunted by a feed inductance which is nominally 26 Henries on long loops, and approaches infinity on short loops.

Transmission Level

The 0 TLP is referenced at the PCM interface of the four wire ports. The TP3210 has 0.1 dB loss for both transmit and receive signals. On the 2-wire analog interface, the transmit is ± 0.1 TLP and the receive is ± 0.1 TLP. 0 TLP is defined as 0 dBm into 900 Ω .

Hybrid Balance

The Hybrid Balance Control circuit contains four selectable balance networks which are selected by programming State Control Word bits D0 and D1. The balance networks are intended to be used with the corresponding reference test networks for hybrid balance as shown in Table III.

Longitudinal Balance and Longitudinal Current Capability

The 2-wire input of the device exhibits a longitudinal impedance of 150Ω from TIP to ground and from RING to ground. These impedances are extremely well matched and are not strongly dependent on impedance matching in the external protection network. The longitudinal voltage is sensed on the loop side of the protection network and fed back to the Line Driver, thus any component variations external to the device can be corrected by the feedback loop. The Line Driver is capable of handling 20 mArms of longitudinal current in each of the TIP and RING leads.

Loop Supervision

The Loop Supervision circuit operates in the normal (nonringing) state. At normal battery polarity, off-hook is indicated when loop current exceeds nominally 8.5 mA and onhook indicated when the current falls below nominally 6.5 mA, providing a 2 mA hysteresis. The Loop Supervision has been designed to maintain the dial pulse make interval greater than 25 ms regardless of the distortion introduced by the loop characteristics. At reversed battery polarity, offhook is detected when loop current exceeds nominally 12 mA and on-hook indicated when current falls below nominally 10 mA. A logic "1" at status bit S7 indicates on-hook, while a logic "0" indicates off-hook. For Ground Start Signalling, TIP is opened with an external relay. Off-hook is indicated when the current from RING to ground exceeds nominally 17 mA and on-hook when the current falls below nominally 13 mA.

A typical example of hook switch timing is illustrated in Figure 5. While in the standby mode, all unnecessary circuitry is powered down. When Loop Supervision detects off-hook, the module is powered up, INTR goes low and status bit S7 is cleared (A). The $\overline{\text{INTR}}$ remains active until $\overline{\text{CS}}$ goes low and status is read, at which time the status of the switch hook is latched, clearing INTR (B). When the Loop Supervision detects on-hook, all unnecessary circuitry is again powered down, status bit S7 is set and INTR is again set low (C). When the status information is read, the present switch hook status is latched, clearing the interrupt, and INTR goes high (D). In the case of either on-hook or off-hook, if the system fails to read the status before the switch hook reverts to its previous state, the interrupt will clear itself (E). If the device's control interface is being accessed when offhook occurs, i.e., \overline{CS} is low, \overline{INTR} is set low immediately (F) but S7 is cleared only after CS returns high (G). On the next Read/Write access, S7 is latched.




FIGURE 5. Typical Hook Switch Detect Timing

Ring Supervision

The Ring Supervision circuit measures the loop current across two 360Ω ring sensing resistors with a 1 M Ω internal resistive bridge (see *Figure 10*). The voltage at the output of the bridge is filtered, then algebraically added and subtracted from a voltage corresponding to a loop current of about 11 mAdc. Each of the resulting voltages are integrated over one period of the ring frequency and compared to zero. If either of the resulting voltages is less than zero for two consecutive cycles, ring-trip is detected. $\overline{\text{RRLY}}$ is de-activated, status bit S7 is cleared to "0" indicating ring trip, and an interrupt is also generated. Control bit D4 is not automatically reset to "0", it has to be cleared to "0" by a write/read operation after a ring trip is detected. If the MCLK is interrupted and stays continuously high or low for more than 200 μ s, the ring relay driver will be turned off.

The ring supervision circuit works with zero to five bridged ringers (1 ringer = 7 k Ω at 20 Hz),with ring frequencies from 16 Hz to 67 Hz, with ring voltages from 90 Vrms to 155 Vrms applied to either TIP or RING, superimposed on positive or negative battery voltages of from 42V to 56V on loops up to 1700 Ω . Furthermore, it operates with up to five ringers connected from TIP or RING to ground or with up to three superimposed ringers connected from TIP to ground and three from RING to ground with a battery voltage of $\pm 38 \pm 2$ V. The ring sensing inputs at TIPS, RINGS, RBUS+ and RBUS- when connected as shown in *Figure 10*, will present an effective load of about 500 k Ω across the ring bus.

A typical example of ring trip timing is illustrated in Figure 6. When the Ring Supervision circuit detects a ring trip, the device immediately turns off RRLY, clears S7 and sets INTR low (A). The interrupt remains active until CS goes low and the status is read, at which time the status of the switch hook is latched, clearing INTR (B). Status bit S7 will remain a zero until the D4 bit is written to a zero, removing the device from the Ring mode (C). At this time, the S7 bit will indicate the switch hook status. Even though the station equipment is normally off-hook at this time, S7 will generally return to a "1" for several milliseconds (C) after D4 is cleared. This is because the Loop Supervision circuit was disconnected from the loop during ringing mode (D4 = 1), and it takes several milliseconds to detect the off-hook at which time S7 will be cleared and INTR will be set low (D). At this point the device is in the normal (non-ringing) mode, all necessary circuitry is powered up.




FIGURE 6. Typical Ring Trip Detect Timing

Thermal Overload

The Line Driver incorporates a built-in thermal overload detection circuitry. In the event of a fault on the subscriber line which causes the Line Driver to reach an internal junction temperature of approximately 170°C, the Line Driver will protect itself by forcing the device into the power-denial mode (S2 is forced to "0" and S3 is forced to "1"). The device will remain in power-denial mode even though the thermal overload ceases to exist. After the line fault has been cleared, the device can be put back into service under system control (see Table IV).

A typical example of thermal overload detection timing is illustrated in *Figure 7*. When a thermal overload is detected, S2 is set low and S3 is set high (A), forcing the device into the Power-Denial mode, and INTR is set low. The interrupt remains active until CS goes low, clearing INTR (B). As long as the thermal overload condition exists, the power denial mode cannot be reset by a write operation (B). When the thermal overload condition clears, the INTR will again be set

low, but the device continues to remain at power denial mode (C). Thus the device does not automatically reapply power to the line since the fault that originally caused the failure may still exist and would simply cause the overload to reoccur. In this example, the Power-Denial mode is cleared by a control write to normal mode, clearing S2 and S3 to "0" (D). If the device is being accessed at the instant the thermal shutdown indication occurs, $\overline{\text{INTR}}$ is set low immediately, but S2 will be set low and S3 will be set high only after $\overline{\text{CS}}$ returns high (E).




FIGURE 7. Typical Thermal Overload Detection Timing

On-Hook Transmission Mode

The device is in the on-hook transmission mode when bit D3 and D2 of the State Control Data Word is set to the logic "1" and the loop is under "on-hook". In this mode, the line drivers operate in a reduced power state but all circuitry is active. This enables the system to communicate with a subscriber terminal or the subscriber to communicate through the network or to a terminal in the central office to provide alarm and telemetry services. When the loop goes off-hook, the loop supervision circuitry behaves normally and causes the line drivers to power up. Bit S7 of the Status Information Word is cleared and an interrupt is initiated. This enables the system to terminate any transmissions and handle the call initiation in the normal manner.

PCM Interface

The PCM interface consists of inputs MCLK, BCLK, FSx, FS_R and D_R, and outputs Dx and TSx. MCLK controls the internal operation of the COMBO Codec/Filter's encoder and decoder, and must be 1.536 MHz or 1.544 MHZ if CLKSEL is connected high and 2.048 MHz if CLKSEL is connected low. BCLK shifts the PCM data out of Dx on its rising edge and latches the PCM data into D_R on its falling edge. It must be synchronous with MCLK and may be any integer multiple of 8 kHz from 64 kHz to 2.048 MHz. FSx and FSR are 8 kHz pulse waveforms which determine the beginning of the PCM data transfer out of Dx and into DR respectively. Both must be synchronous with MCLK but may have any phase relationship with each other. TSx is an open drain output which pulses low for the duration of the data transfer out of Dx. It is intended to be wire-ORed with the TSx outputs of other subscriber line interface modules to provide an enable signal for external TRI-STATE drivers buffering the PCM transmit data from a line card onto the backplane.

Short Frame Sync Operation

The TP3210 Subscribe Line Interface Module can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, the frame sync pulses applied to both FSx and FS_R must be one BCLK period long and with timing relationships as specified in *Figure 8*. With FSx high during a

falling edge of BCLK, the next rising edge of BCLK enables the Dx TRI-STATE output buffer, which will output the PCM sign bit. The following seven rising edges of the bit clock shifts out the remaining seven bits of PCM data, MSB first. The next falling edge disables the Dx output. With FSR high during a falling edge of BCLK, the next falling edge latches the PCM sign bit into DR. The next seven falling edges latch the remaining seven bits, MSB first.

Long Frame Sync Operation

To use the long frame sync mode, the frame sync pulses applied to both FSx and FS $_{\rm R}$ must be three or more bit periods long, with timing relationships as specified in *Figure* $_{\it q}$

Based on the transmit frame sync pulse, the device will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The Dx TRI-STATE output buffer is enabled with the rising edge of FSx or the rising edge of BCLK, whichever comes later, and the first bit clocked out is the PCM sign bit. The following seven rising edges of BCLK shift out the remaining seven bits, MSB first. The Dx output is disabled by the falling edge of BCLK following the eighth rising edge or by FSx going low, whichever comes later. A rising edge of the receive frame sync will cause PCM data at $D_{\rm R}$ to be latched in on the next eight falling edges of BCLK.




FIGURE 8. Timing Diagram for Short Frame Mode




FIGURE 9. Timing Diagram for Long Frame Mode

TL/H/9422-10

-65°C to +150°C

Absolute Maximum Ratings

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_{CC} to GND -0.5V to +7VV_{BB} to GND +0.5V to -7V

VBAT to RTN +0.5V to -70V

RTN to GND \pm 500V, 10 μ s/50 μ s Pulse

Voltage at Any Digital

Input or Output $V_{CC} + 0.3V$ to GND -0.3V TPR, RPR to RTN + 2V to -85V (50 ms) TIP, RING, TIPS, RINGS $\pm 1000 V$, RBUS+, RBUS- to RTN 10 μs/1000 μs Pulse Operating Temperature Range -25°C to +125°C

Lead Temperature

Storage Temperature Range

(Soldering, 10 Sec) 300°C

Maximum Junction Temperature 150°C

Electrical Characteristics

Unless otherwise noted, limits printed in **bold** characters are guaranteed for $V_{CC} = 5.0 V \pm 5\%$, $V_{BB} = -5.0 V \pm 5\%$, $V_{BAT} = -5.0 V \pm 5\%$, $V_{BAT} = -5.0 V \pm 5\%$ -55V to -59V, T_A = 0°C to +70°C by correlation with 100% electrical testing at T_A = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at V_{CC} = 5.0V, V_{BB} = -5.0V, V_{BAT} = -56V, T_A = 25°C. All digital signals are referenced to GND, all analog signals are referenced

Symbol	Parameter	Conditions	Min	Тур	Max	Units
POWER DISS	IPATION (Normal Mode: D2	e=0, D3=0)				
BAT0	V _{BAT} Idle Current	$I_{Loop} = 0$ mA, $V_{BAT} = -57V$		2.1	3.2	mA
I _{BB0}	V _{BB} Idle Current	I _{Loop} = 0 mA		1.9	3.5	mA
lcco	V _{CC} Idle Current	I _{Loop} = 0 mA		2.9	4.5	mA
I _{BAT1}	V _{BAT} Active Current	$I_{Loop} = 20 \text{ mA}, V_{BAT} = -57V$		23	25	mA
I _{BB1}	V _{BB} Active Current	I _{Loop} = 20 mA		8.9	15.2	mA
l _{CC1}	V _{CC} Active Current	I _{Loop} = 20 mA		11.8	15.2	mA
POWER DISS	IPATION (On-Hook Transm	ission Mode: D2=1, D3=1)				
Іватон	V _{BAT} Idle Current	$I_{Loop} = 0 \text{ mA}, V_{BAT} = -57V$		2.1	3.2	mA
Іввон	V _{BB} Idle Current	I _{Loop} = 0 mA		8.9	15.2	mA
ССОН	V _{CC} Idle Current	I _{Loop} = 0 mA		11.8	15.2	mA
DIGITAL INTE	RFACE (Note 1)		•			•
V _{IL}	Input Low Level				0.7	V
V _{iH}	Input High Level	All Digital Inputs except CLKSEL CLKSEL	2 4			V V
V _{OL}	Output Low Level	Dx , \overline{TSx} , CO , $I_L = 3.2 \text{ mA}$ \overline{INTR} , $I_L = 2.0 \text{ mA}$			0.4 0.4	V V
V _{OH}	Output High Level	$Dx, CO, I_{H} = -3.2 \text{ mA}$	2.4			V
ΊL	Input Low Current	GND < V _{IN} < V _{IL} , All Digital Inputs	- 100		100	μА
lн	Input High Current	V _{IH} < V _{IN} < V _{CC} , All Digital Inputs	- 100		100	μА
Іон	Output High Current	TSx and INTR, V _{OH} < V _{OUT} < V _{CC}	- 100		100	μА
loz	Output Current in the High Impedance State (TRI-STATE)	CO, Dx	- 100		100	μА

Note 1: See Appendix I for the definition of digital interface parameters.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
BATTERY FEE	D					
I _{Loop} +	Loop Current	$R_{Loop} = 1900\Omega$, $V_{BAT} = -55V$ $R_{Loop} = 1300\Omega$, $V_{BAT} = -57V$ $R_{Loop} = 200\Omega$, $V_{BAT} = -59V$ $V_{BB} = -5V \pm 5\%$	21 27 40	43	24 33 46	mA mA mA
I _{Loop} –	Reverse Loop Current	$R_{Loop} = 1900\Omega$, $V_{BAT} = -55V$ $R_{Loop} = 1300\Omega$, $V_{BAT} = -57V$ $R_{Loop} = 200\Omega$, $V_{BAT} = -59V$ $V_{BB} = -5V \pm 5\%$	20 26 38	43	25 34 46	mA mA mA
IPD	Power Denial Loop Current	$R_{Loop} = 200\Omega$		0.1	2	mA
V _{Loop}	Loop Voltage	$R_{Loop} = 10 \text{ k}\Omega$		-46.8		٧
OOP SUPER	VISION					
Roffhk0	Loop Resistance to Produce an Off-Hook Indication at Loop Start	Roffhk0 Connected from TIP to RING, $V_{BAT} = -55V$:	L	2400	Ω
Ronhk0	Loop Resistance to Produce an On-Hook Indication at Loop Start	Ronhk0 Connected from TIP to RING, $V_{BAT} = -59V$	9		· · · · · · · · · · · · · · · · · · ·	kΩ
Roffhk1	Loop Resistance to Produce an Off-Hook Indication at Ground Start	Roffhk1 Connected from RING to RTN, TIP Open V _{BAT} = -55V			2450	Ω
Ronhk1	Loop Resistance to Produce an On-Hook Indication at Ground Start	Ronhk1 Connected from RING to RTN, TIP Open VBAT = -59V	9			kΩ
DPD	Dial Pulse Distortion	$\begin{split} R_{Leak} &= 10 \text{ k}\Omega \parallel (5 \text{ k}\Omega + 2.16 \mu\text{F}) \\ R_{Loop} &= 200\Omega, 12 \text{ pps, Break} = 64\% \\ R_{Loop} &= 1900\Omega, 12 \text{ pps, Break} = 64\% \\ \hline \text{CS High,} \\ \text{Measure Width of Make Period at } \overline{\text{INTR}} \end{split}$	25 25		58 58	ms ms
RING SUPER	VISION		,			т
RNGTRP1	Ring Trip Detect, Normal Ringing	RBUS+ = 0V, RBUS- = -48V TIPS = -4.70V, RINGS = -43.3V, Must Detect Ring-Trip within the Specified Time	50	5	180	ms
RNGTRP2	Ring Trip Detect, Reverse Ringing	RBUS+ = -48V, RBUS- = 0V, TIPS = -43.3V, RINGS = -4.7V, Must Detect Ring-Trip within the Specified Time	50		180	ms

Unless otherwise noted, limits printed in **bold** characters are guaranteed for $V_{CC}=5.0V\pm5\%$, $V_{BB}=-5.0V\pm5\%$, $V_{BAT}=-55V$ to -59V, $T_A=0^{\circ}C$ to $+70^{\circ}C$ by correlation with 100% electrical testing at $T_A=25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at $V_{CC}=5.0V$, $V_{BB}=-5.0V$, $V_{BAT}=-56V$, $T_A=25^{\circ}C$. All digital signals are referenced to GND, all analog signals are referenced to RTN. (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ING SUPERVI	SION (Continued)					•
RNGTRP3	Ring Trip Non-Detect Normal Ringing	RBUS+ = 0V, RBUS- = $-48V$, TIPS = $-3.25V$, RINGS = $-44.75V$, Must Not Detect Ring-Trip within the Specified Time (Note 2)	0		180	ms
RNGTRP4	Ring Trip Non-Detect Reverse Ringing	RBUS+ = -48V, RBUS- = 0V, TIPS = -44.75V, RINGS = -3.25V, Must Not Detect Ring-Trip within the Specified Time (Note 2)	o		180	ms
RNGTRP5	Ring Trip Detect, Normal Ringing	TIPS, RBUS - = -4.7V, RINGS, RBUS + = 17 Vrms, f = 20 Hz, Must Detect Ring-Trip within the Specified Time	100		190	ms
RNGTRP6	Ring Trip Detect Reverse Ringing	TIPS, RBUS - = 17 Vrms, RINGS, RBUS + = -4.7V, f = 20 Hz, Must Detect Ring-Trip within the Specified Time	100		190	ms
RNGTRP7	Ring Trip Non-Detect Normal Ringing	TIPS, RBUS - = -3.25V, RINGS, RBUS + = 17 Vrms, f = 20 Hz, Must Not Detect Ring-Trip within the Specified Time (Note 2)	•		190	ms
RNGTRP8	Ring Trip Non-Detect Reverse Ringing	TIPS, RBUS $-=17$ Vrms, RINGS, RBUS $+=-3.25$ V, f $=20$ Hz, Must not Detect Ring-Trip within the Specified Time (Note 2)	•		190	ms
YBRID BALAN	ICE Unless otherwise speci	fied, I _{Loop} = 20 mA, D2=0, D3=0				
ECHO1	4-Wire Return Loss	Z _{REF} = 900Ω across Tip-Ring D1 = 0, D0 = 0 f = 203.125 Hz = 484.375 Hz = 1015.625 Hz = 2500 Hz = 3406.25 Hz	21 26 26 26 26 21	40		dB dB dB dB
ECHO2	4-Wire Return Loss	$Z_{REF} = 1650\Omega \parallel (100\Omega + 0.005 \mu F)$ D1 = 0, D0 = 1 f = 203.125 Hz = 484.375 Hz = 1015.625 Hz = 2500 Hz = 3406.25 Hz	21 26 26 26 26	40		dB dB dB dB
ECHO3	4-Wire Return Loss	$Z_{REF} = 800\Omega \parallel (100\Omega + 0.05 \mu F)$ D1 = 1, D0 = 0 f = 203.125 Hz = 484.375 Hz = 1015.625 Hz = 2500 Hz = 3406.25 Hz	21 26 26 26 26	40		dB dB dB dB

Note 2: The intent of Ring Trip Non-Detect tests are to ensure that ring does not occur under the specified conditions even after an essentially infinite period of time. For practical purposes of cost effectively testing the SLIM Subscriber Line Interface Module, the wait time to determine that a false ring trip has not occurred has necessarily been limited to a value which has been determined through characterization to ensure that false ring trip never occurs.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
IYBRID BAL	ANCE (Continued)					
ECHO4	4-Wire Return Loss	$Z_{REF} = 900\Omega + 2.16 \mu\text{F}$ $D1 = 1, D0 = 1$ $f = 203.125 \text{Hz}$ $= 484.375 \text{Hz}$ $= 1015.625 \text{Hz}$ $= 2500 \text{Hz}$ $= 3406.25 \text{Hz}$	21 26 26 26 21	40		dB dB dB dB
TRANSMISS!	ON Unless Otherwise Noted, ZREF =	$900\Omega + 2.16 \mu\text{F}, f = 1015.625 \text{Hz}, l_{\text{Loo}}$	_p = 20 mA,	D2 = 0, [03 = 0	
RTNLOSS	2-Wire Return Loss	f = 203.125 Hz = 484.375 Hz = 1015.625 Hz = 2500 Hz = 3406.25 Hz	21 27 27 27 27	40		dB dB dB dB dB
0 dBmO	The Absolute 2-Wire Reference Level	The Absolute Reference Level at at the 2-Wire Interface is Defined as 0 dBm into 900Ω .		0.949		Vrms
GRA	Absolute Receive Gain	$V_{\rm CC}=5$ V, $V_{\rm BB}=-5$ V, $V_{\rm BAT}=-56$ V, $f=1015.625$ Hz, $T_{\rm A}=+25^{\circ}$ C, Input = Digital Code for 0 dBm0 at D _R , Measure Voltage across TIP-RING.	- 0.35	-0.1	0.15	dΒ
GXA	Absolute Transmit Gain	$V_{CC}=5$ V, $V_{BB}=-5$ V $V_{BAT}=-56$ V, $f=1015.625$ Hz, $T_{A}=+25$ °C, Input = 0 dBm0 at 2-Wire Port, Measure Digital Code at Dx.	-0.35	-0.1	0.15	dB
GRA0H	Absolute Receive Gain at On-Hook Transmission Mode	$\begin{array}{l} \text{V}_{\text{CC}} = 5\text{V}, \text{V}_{\text{BB}} = -5\text{V} \\ \text{V}_{\text{BAT}} = -56\text{V}, \text{T}_{\text{A}} = +25^{\circ}\text{C}, \\ \text{Z}_{\text{REF}} = 900\Omega + 2.16 \mu\text{F} \\ \text{I}_{\text{Loop}} = 0 \text{mA}, \text{D2} = 1, \text{D3} = 1 \end{array}$	-1.1	-0.1	0.9	dB
GXA0H	Absolute Transmit Gain at On-Hook Transmission Mode	$V_{CC} = 5V$, $V_{BB} = -5V$ $V_{BAT} = -56V$, $T_{A} = +25^{\circ}C$, $I_{Loop} = 0$ mA, D2=1, D3=1	-1.1	-0.1	0.9	dB
GRAV	Absolute Receive Gain over Supply Range	$V_{CC} = 5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$ $V_{BAT} = -55V \text{ to } -59V$, f = 1015.625 Hz	-0.4	-0.1	0.2	dB
GXAV	Absolute Transmit Gain over Supply Range	$V_{CC} = 5V \pm 5\%, V_{BB} = -5V \pm 5\%$ $V_{BAT} = -55V \text{ to } -59V,$ $f = 1015.625 \text{ Hz}$	-0.4	-0.1	0.2	dB
GRT	Receive Gain Variation over Temperature	$V_{CC}=5V$, $V_{BB}=-5V$, $V_{BAT}=-56V$, $f=1015.625$ Hz Reference to GRA	-0.1		0.1	dB
GXT	Transmit Gain Variation over Temperature	$V_{CC} = 5V$, $V_{BB} = -5V$, $V_{BAT} = -56V$, $I = 1015.625$ Hz Reference to GXA	-0.1		0.1	dB

Symbol	Parameter	Conditions	Min	Тур	Max	Units
RANSMISSI	ON Unless Otherwise Noted, Z _{REF} =	$900\Omega + 2.16 \mu\text{F, f} = 1015.625$	Hz, I _{Loop} = 20	0 mA, D2=	0, D3 = 0 (C	ontinued)
GRF	Receive Frequency Response	Measure Relative to GRA,				
	1 , ,	f = 203.125 Hz	- 1.9		0	₫B
		= 296.875 Hz	-0.4		0.25	dB
		= 484.375 Hz	-0.25		0.25	dB
		= 2015.625 Hz	-0.25		0.25	dB
		= 2703.125 Hz	-0.25		0.25	dВ
		= 3015.625 Hz	-0.25		0.25	dB
		= 3203.125 Hz	-0.25	•	0.25	dB
		= 3390.625 Hz	- 1.2		0	dB
		= 3984.375 Hz			-14	dB
SOS	Spurious Out of Band	Measure Relative to GRA,				
	Signals (Alias Tones)	f = 4796.75 Hz			-30	dB
		= 6703.125 Hz			-30	dB
		= 11390.625 Hz			-30	dB
GXF	Transmit Frequency Response	Measure Relative to GXA,				, , , , ,
		f = 62.500 Hz			-21	dB
		= 203.125 Hz	-2.5		0	dB
		= 296.875 Hz	-0.4		0.25	dB
		= 484.375 Hz	-0.25		0.25	dB
		= 2015.625 Hz	-0.25		0.25	dB
		= 2703.125 Hz	-0.25		0.25	dB
		= 3015.625 Hz	-0.25		0.25	dB
		= 3203.125 Hz	-0.25		0.25	dB
		= 3390.625 Hz	- 1.2		0	dB
		= 3984.375 Hz			-14	dB
		= 5046.875 Hz			-32	dB
		= 11890.625 Hz			-32	dB
GRL	Receive Gain Variation	Measure Relative to GRA				
	with Signal Level	PCM Level				
		= 3.1 dBmO	-0.25		0.25	dB
		= -2.3 dBmO	-0.25		0.25	dB
		= -11.4 dBmO	-0.25		0.25	dB
		= -17.6 dBmO	-0.25		0.25	dB
		= -23.9 dBmO	-0.25		0.25	dB
		= -29.9 dBmO	-0.25		0.25	dB
		= -37.8 dBmO	-0.25		0.25	dB
		= -47.1 dBmO	-0.45		0.45	dB
		= -55.7 dBmO	- 1.3		1.3	dB
GXL	Transmit Gain Variation	Measure Relative to GXA			†	
	with Signal Level	PCM Level				
		= 3.1 dBmO	-0.25		0.25	dB
		= -2.3 dBmQ	-0.25		0.25	dB
		= -11.4 dBmO	-0.25		0.25	dB
		= -17.6 dBmO	-0.25		0.25	dB
		= -23.9 dBmO	-0.25]	0.25	dB
		= -29.9 dBmO	-0.25		0.25	dB
		= -37.8 dBmO	-0.25		0.25	dB
		= -47.1 dBmO	-0.45		0.45	dB
						dB
<u> </u>		= -55.7 dBmO	- 1.3		1.3	

Symbol	Parameter	Conditions	Min	Тур	Max	Units
RANSMISSIC	N Unless Otherwise Noted, Z _R	$EF = 900\Omega + 2.16 \mu\text{F}, f = 1015.625 \text{Hz}$	I _{Loop} = 2	0 mA, D2=	0, D3=0 (C	ontinued)
STDR	Receive Signal to	Measure through C Message Filter				
	Total Distortion	f = 1015.625 Hz, PCM Level				
	1	= 3.1 dBmO	33			dBC
		= 0.0 dBmO	36			dBC
		= -2.3 dBmO	36			dBC
	 	= -11.4 dBmO	36			dBC
•		= -17.6 dBmO	36			dBC
-		= -23.9 dBmO	36			dBC
		= -29.9 dBmO	35			dBC
	· 	= -37.8 dBmO	31			dBC
		= -40.0 dBmO	29		1	dBC
		= -45.0 dBmO	25			dBC
		= -47.1 dBmO	23			dBC
		= -55.7 dBmO	14			dBC
STDX	Transmit Signal to	Measure through C Message Filter				
SIDX	Transmit Signal to					
	Total Distortion	f = 1015.625 Hz, PCM Level	33			dBC
		= 3.1 dBmO	36			dBC
		= 0.0 dBmO	1			dBC
		= -2.3 dBmO	36			dBC
		= -11.4 dBmO	36			dBC
		= -17.6 dBmO	36			
		= -23.9 dBmO	36			dBC
1		= -29.9 dBmO	35			dBC
		= -37.8 dBmO	31			dBC
		= -40.0 dBmO	29			dBC
		= -45.0 dBmO	25			dBC
		= -47.1 dBmO	22			dBC
		= -55.7 dBmO	13			dBC
DRA	Absolute Receive Delay	f = 1600 Hz		190		μs
DRR	Receive Delay	Measure Relative to DRA,				
	Distortion	f = 500 Hz		-2		μs
		= 1000 Hz		-10		μs
		= 2600 Hz		70		μs
		= 2800 Hz		100		μs
		= 3000 Hz	<u> </u>	150		μs
DXA	Absolute Transmit Delay	f = 1600 Hz		300		μs
DXR	Transmit Delay	Measure Relative to DXA,				
	Distortion	f = 500 Hz		250		μs
		= 600 Hz		150		μs
		= 800 Hz		65		μs
		= 1000 Hz		30		μs
		= 2600 Hz		60		μs
		= 2800 Hz		80		μs
		= 3000 Hz	1	140	1	μs

Parameter	Conditions	Min	Тур	Max	Units
$= 900\Omega + 2.16 \mu\text{F}, \text{l}_{\text{Loop}} = 20 \text{m/s}$	A, D2=0, D3=0				
Receive C Message Weighted Idle Channel Noise	PCM Code is Alternating Positive and Negative Zeroes		9	13	dBrnC0
Transmit C Message Weighted Idle Channel Noise	Measured by Extrapolation from Signal to Distortion Measurements at -50 dBmO		13	16	dBrnC0
PPLY REJECTION RATIO Unless O	therwise Specified, $Z_{REF} = 900\Omega + 2.16 \mu F$, I _{Loop} =	20 mA, [02=0, D3	3=0
V _{CC} Power Supply Rejection, Receive	f = 328.125 Hz f = 1078.125 Hz			·	dB dB dB
V _{BAT} Power Supply Rejection, Receive	f = 328.125 Hz f = 1078.125 Hz f = 3328.125 Hz	30 40 40			dB dB dB
V _{CC} Power Supply Rejection, Transmit	f = 328.125 Hz f = 1078.125 Hz				dB dB dB
V _{BAT} Power Supply Rejection, Transmit	f = 328.125 Hz f = 1078.125 Hz f = 3328.125 Hz	30 40 40	:		dB dB dB
NAL BALANCE AND CAPABILITY	•			•	
Longitudinal Current Capability, Loop Start	I _{Loop} = 5 mA, f = 60 Hz, Inject I _{LLS1} into TIP and RING. Device Must Not Detect Off-Hook. Triangular Waveform	21			mArms
Longitudinal Current Capability, Loop Start	I _{Loop} = 21 mA, f = 60 Hz, Inject I _{LLS2} into TIP and RING. Device Must Not Detect On-Hook. Triangular Waveform	21			mArms
Longitudinal Current Capability, Ground Start	f = 60 Hz, I _{Ground} = 0 mA Triangular Waveform. Inject I _{LGS1} into RING, TIP Open. Device Must Not Detect Off-Hook				mArms
Longitudinal Current Capability, Ground Start	I _{Ground} = 50 mA, f = 60 Hz. Inject I _{LGS2} into RING, TIP Open. Device Must Not Detect On-Hook. Triangular Waveform	50			mArms
2-Wire Longitudinal Balance	IEEE Method 455-1976,	61 61 61 61 56	64 64 59		dB dB dB dB dB
	Receive C Message Weighted Idle Channel Noise Transmit C Message Weighted Idle Channel Noise PLY REJECTION RATIO Unless O V _{CC} Power Supply Rejection, Receive V _{BAT} Power Supply Rejection, Transmit V _{BAT} Power Supply Rejection, Transmit NAL BALANCE AND CAPABILITY Longitudinal Current Capability, Loop Start Longitudinal Current Capability, Loop Start Longitudinal Current Capability, Ground Start Longitudinal Current Capability, Ground Start	POOΩ + 2.16 μF, I _{Loop} = 20 mA, D2=0, D3=0 Receive C Message Weighted Idle Channel Positive and Negative Zeroes	= 900Ω + 2.16 μF,	= 900Ω + 2.16 μF, I _{Loop} = 20 mA, D2 = 0, D3 = 0 Receive C Message Weighted Idle Channel Noise Zeroes PCM Code is Alternating Positive and Negative PCM Code is Alternating Positive and Negative PCM Code is Alternating Positive and Negative PCM Code is Alternating PCM Code is	= 900Ω + 2.16 μF, I _{Loop} = 20 mA, D2=0, D3=0 Receive C Message PCM Code is Alternating Positive and Negative Services PCM Code is Alternating Positive and Negative Services PCM Code is Alternating Positive and Negative Services PCM Code is Alternating Positive and Negative PCM Code is Alternating PCM Code is

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ONG FRAME	SYNC MODE (Figure 9)					
tнвсгsн	Hold Time from BCLK Low to FS		o			ns
tsfsbc0	Setup Time from FS to BCLK Low		80			ns
twfsl	Width of FS Low		160			ns
t _{DBCDX0}	Delay Time from BCLK or FS, Whichever Comes Later to Dx Valid	C _L = 150 pF Plus 2 LSTTL Loads	20		165	ns
[†] DBCDX	Delay Time from BCLK to Dx Valid	C _L = 150 pF Plus 2 LSTTL Loads	0		140	ns
[†] DBCDXz	Delay Time from BCLK to Dx Disabled	C _L = 50 pF	50		165	ns
t _{DBCDXz0}	Delay Time from BCLK or FS, Whichever Comes Later, to Dx Disabled	C _L = 50 pF	20		165	ns
tSDRBC	Setup Time from D _R to BCLK Low	_	50			ns
^t HBCDR	Hold Time from BCLK Low to D _R Valid		50			ns
IGITAL TIMII	NG, SERIAL CONTROL INTER	FACE (See Figures 2 and 3, Notes 4 and	5)			
1/t _{PCC}	CCLK Frequency	Frequency Accuracy < ±100 ppm	0.08		2.048	MHz
twcch	Width of CCLK High		200			ns
t _{WCCL}	Width of CCLK Low		200			ns
twcsL	Width of CS Low				100	μs
EAD/WRITE	, WRITE READ MODES (Figure	9 2)				
tHCCCS	Hold Time from CCLK to CS		100			ns
tscscc	Setup Time from CS to CCLK		100			ns
toccco	Delay Time from CCLK or CS, Whichever Comes Later, to CO Valid	C _L = 150 pF Plus 2 LSTTL Loads			150	ns
†DCCCOZ	Delay Time from CCLK or CS, Whichever Comes Later, to CO Disabled				150	ns

Unless otherwise noted, limits printed in **bold** characters are guaranteed for $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$, $V_{BAT} = -55V$ to -59V, $V_{A} = 0^{\circ}C$ to $+70^{\circ}C$ by correlation with 100% electrical testing at $V_{A} = 25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. Typical characteristics are specified at $V_{CC} = 5.0V$, $V_{BB} = -5.0V$, $V_{BAT} = -56V$, $V_{A} = 25^{\circ}C$. All digital signals are referenced to GND, all analog signals are referenced to RTN. (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
EAD/WRITE, V	VRITE READ MODES (Figure	2) (Continued)				
tsccci	Setup Time from CI to CCLK	201	100			ns
tHCICC	Hold Time from CCLK to Cl		100			ns
^t DCSIN	Delay Time from CS Low to INTR High	$R_L = 1 k\Omega \text{ from } \overline{\text{INTR}}$ to V_{CC}			200	ns
UICK STATUS	READ MODE (Figure 3)				·	,
tHCCCSL	Hold Time from CCLK to CS Low		100			ns
tscsccl	Setup Time from CS to CCLK Low		100			ns
tocsco	Delay Time from CS to CO Valid	$C_L = 150 pF Plus 2$ LSTLL Loads			150	ns
tpcscoz	Delay Time from CS to CO Disabled				150	ns

Note 4: See Appendix I for the definition and naming conventions used for digital timing parameters.

Note 5: See Table V for the definition of the mneumonics used for the digital timing parameters.

TABLE V. Timing Parameter Mneumonics

TABLE 4. Tilling Parameter inflection				
Pin Name	Mneumonic			
INTR	IN			
CS	CS			
CO	CO			
Cl	CI			
CCLK	CC			
MCLK	MC			
BCLK	ВС			
D _R	DR			
Dx	DX			
TSx	TS			
FS _R	FS			
FSx	FS			

Applications Information

Typical Line Circuit

Relatively few external components are required to implement a full featured central office line circuit. As shown in Figure 10, a complete line circuit is implemented using TP3210 with an external protection network consisting of fuse resistors R_{TIP} and R_{RING} , and a voltage clamp device, two 360Ω ring sensing resistors, a ring relay and two test relays. It should be noted that no supply decoupling capacitors are required for each line circuit at $\pm\,5V$ supplies, although the use of one larger electrolytic capacitor may be advisable for each power supply near the point at which it enters the line card.

Protection resistors R_{TIP} and R_{RING} should be nominally 100Ω matched to within $\pm\,1\%$. The selection of these protection resistors is important because they are fundamental to the ability of the line circuit to meet lightning and power cross requirements. R_{TIP} and R_{RING} should be designed such that they can withstand level one lightning and power cross requirements, while fusing open when over-stressed by level two lightning and power cross. TPR and RPR are protected by an external voltage clamp device to limit the voltage at these two pins to within $+\,2$ to $-\,85\text{V}$. The ring sensing resistors, R_S are 360Ω which sets the ring trip threshold to about 11 mAdC. The heavy relay current will be returned to GND3 at pin 26.




FIGURE 10. Complete Central Office Line Circuit

Applications Information (Continued)

Secondary Protection

The surge protection network in Figure 10 consists of resistors RTIP, RRING and a voltage limiting circuit which limits the voltage at TPR and RPR. A number of low cost possibilities for this voltage limit are shown in Figure 11. The lowest cost solution is a simple full wave rectifier diode bridge used to clamp the voltage to no more than one or two volts above RTN or below VBAT, provided that the VBAT supply is capable to absorb the power surges. The TIP and RING input terminals of the TP3210 are internally connected in series to two 300 kΩ thick film resistors, which are capable to withstand power cross and surges.

Typical Line Card

A complete N-channel line card is illustrated in Figure 12. The backplane control interfaces vary greatly in different applications, and this example illustrates a possible arrangement.




FIGURE 11. Some Secondary Protection Networks




FIGURE 12. Typical N-Channel Linecard