

1.5MHz, 600mA, High Efficiency PWM Step-Down DC/DC Converter

General Description

The TP3406 is a high-efficiency pulse-width-modulated(PWM) step-down DC-DC converter. Capable of delivering 600mA output current over a wide input voltage range from 2.5V to 5.5V, the TP3406 is ideally suited for portable electronic devices that are powered from 1-cell Li-ion battery or from other power sources within the range such as cellular phones, PDAs and handy-terminals.


Internal synchronous rectifier with low RDS(ON) dramatically reduces conduction loss at PWM mode. No external Schottky diode is required in practical application. The TP3406 automatically turns off the synchronous rectifier while the inductor current is low and enters discontinuous PWM mode. This can increase efficiency at light load condition.

The TP3406 enters Low-Dropout mode when normal PWM cannot provide regulated output voltage by continuously turning on the upper P-MOSFET. TP3406 enters shutdown mode and consumes less than 0.1mA when EN pin is pulled low.

The switching ripple is easily smoothed-out by small package filtering elements due to a fixed operation frequency of 1.5MHz. This along with small SOT-23-5 and TSOT-23-5 package provides small PCB area application.

Other features include soft start, lower internal reference voltage with 2% accuracy, over temperature protection, and over current protection

Pin Configurations



SOT-23-5/TSOT-23-5

Features

- +2.5V to +5.5V Input Range
- Adjustable Output From 0.6V to VIN
- 1.0V, 1.2V, 1.5V, 1.8V, 2.5V and 3.3V Fixed/ Adjustable Output Voltage
- 600mA Output Current, 1A Peak Current
- 95% Efficiency

- No Schottky Diode Required
- 1.5MHz Fixed-Frequency PWM Operation
- Small SOT-23-5 and TSOT-23-5 Package
- RoHS Compliant and 100% Lead (Pb)-Free

Applications

- Cellular Telephones
- Personal Information Appliances
- Wireless and DSL Modems
- MP3 Players
- Portable Instruments

Typical Application Circuit




Figure 1. Fixed Voltage Regulator




Figure 2. Adjustable Voltage Regulator


$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

with $R2 = 300k\Omega$ to $60k\Omega$ so the $I_{R2} = 2\mu A$ to $10\mu A$,
and $(R1 \times C1)$ should be in the range between 3×10^{-6} and 6×10^{-6} for component selection.

Functional Pin Description

Pin Number	Pin Name	Pin Function
1	EN	Chip Enable (Active High, do not leave EN pin floating, and $V_{EN} < V_{IN} + 0.6V$)
2	GND	Ground.
3	LX	Pin for Switching.
4	VIN	Power Input.
5	FB/VOUT	Feedback Input Pin.

Function Block Diagram



Absolute Maximum Ratings (Note 1)

- Supply Input Voltage ----- 6.5V
- Enable, FB Voltage----- $V_{IN} + 0.6V$
- Power Dissipation, P_D @ $T_A = 25^\circ C$
SOT-23-5, TSOT-23-5 ----- 0.4W
- Package Thermal Resistance (Note 4)
SOT-23-5, TSOT-23-5, θ_{JA} ----- $250^\circ C/W$
SOT-23-5, TSOT-23-5, θ_{JC} ----- $130^\circ C/W$
- Junction Temperature Range ----- $150^\circ C$
- Lead Temperature (Soldering, 10 sec.) ----- $260^\circ C$
- Storage Temperature Range ----- $-65^\circ C$ to $150^\circ C$
- ESD Susceptibility (Note 2)
HBM (Human Body Mode) ----- 2kV
MM (Machine Mode) ----- 200V

Recommended Operating Conditions (Note 3)

- Supply Input Voltage ----- 2.5V to 5.5V
- Junction Temperature Range ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 85°C

Electrical Characteristics

(VIN = 3.6V, VOUT = 2.5V, VREF = 0.6V, L = 2.2μH, CIN = 4.7μF, COUT = 10μF, TA = 25°C, IMAX = 600mA unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units	
Input Voltage Range	VIN		2.5		5.5	V	
Quiescent Current	IQ	IOUT = 0mA, VFB = VREF + 5%		50	100	μA	
Shutdown Current	ISHDN	EN = GND		0.1	1	μA	
Reference Voltage	VREF	For adjustable output voltage	0.588	0.6	0.612	V	
Adjustable Output Range	VOUT		VREF		VIN-0.2	V	
Output Voltage Accuracy	Fix	ΔVOUT	VIN = 2.2 to 5.5V, VOUT = 1.0V 0A < IOUT < 600mA	-3		+3	%
			VIN = 2.2 to 5.5V, VOUT = 1.2V 0A < IOUT < 600mA	-3		+3	%
			VIN = 2.2 to 5.5V, VOUT = 1.5V 0A < IOUT < 600mA	-3		+3	%
			VIN = 2.2 to 5.5V, VOUT = 1.8V 0A < IOUT < 600mA	-3		+3	%
			VIN = 2.2 to 5.5V, VOUT = 2.5V 0A < IOUT < 600mA	-3		+3	%
			VIN = 2.2 to 5.5V, VOUT = 3.3V 0A < IOUT < 600mA	-3		+3	%
	Adjustable	ΔVOUT	VIN = VOUT + 0.2V to 5.5V, VIN ≧ 3.5V	-3		+3	%
			VIN = VOUT + 0.4V to 5.5V, VIN ≧ 2.2V	-3		+3	%
FB Input Current	IFB	VFB = VIN	-50		50	nA	
PMOSFET RON	PRDS(ON)	IOUT = 200mA	VIN = 3.6V		0.3	Ω	
			VIN = 2.5V		0.4		
NMOSFET RON	NRDS(ON)	IOUT = 200mA	VIN = 3.6V		0.25	Ω	
			VIN = 2.5V		0.35		
P-Channel Current Limit	IP(LM)	VIN = 2.5V to 5.5 V	1		1.8	A	
EN High-Level Input Voltage	VENH	VIN = 2.5V to 5.5V	1.5			V	
EN Low-Level Input Voltage	VENL	VIN = 2.5V to 5.5V			0.4	V	
Undervoltage Lock Out threshold				1.8		V	
Hysteresis				0.1		V	
Oscillator Frequency	fOSC	VIN = 3.6V, IOUT = 100mA	1.2	1.5	1.8	MHz	
Thermal Shutdown Temperature	TSD			160		°C	
Min. On Time				50		ns	
Max. Duty Cycle			100			%	
LX Leakage Current		VIN = 3.6V, VLX = 0V or VLX = 3.6V	-1		1	μA	


Note 1. Stresses listed as the above “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.


Note 2. Devices are ESD sensitive. Handling precaution recommended.

Note 3. The device is not guaranteed to function outside its operating conditions.

Note 4. JA is measured in the natural convection at $T_A = 25\text{ }^\circ\text{C}$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Pin 2 of SOT-23-5/TSOT-23-5 packages is the case position for J_C measurement.

Typical Operating Characteristics





Applications Information

The basic TP3406 application circuit is shown in Typical Application Circuit. External component selection is determined by the maximum load current and begins with the selection of the inductor value and operating frequency followed by CIN and COUT.

Inductor Selection

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current ΔI_L increases with higher V_{IN} and decreases with higher inductance.

$$\Delta I_L = \left[\frac{V_{OUT}}{f \times L} \right] \left[1 - \frac{V_{OUT}}{V_{IN}} \right]$$

Having a lower ripple current reduces the ESR losses in the output capacitors and the output voltage ripple. Highest efficiency operation is achieved at low frequency with small ripple current. This, however, requires a large inductor.

A reasonable starting point for selecting the ripple current is $\Delta I_L = 0.4(I_{MAX})$. The largest ripple current occurs at the highest V_{IN} . To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation :

$$L = \left[\frac{V_{OUT}}{f \times \Delta I_L(MAX)} \right] \left[1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right]$$

Inductor Core Selection

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite or mollypermalloy cores. Actual core loss is independent of core size for a fixed inductor value but it is very dependent on the inductance selected. As the inductance increases, core losses decrease. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase. Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard", which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate!

Different core materials and shapes will change the size/current and price/current relationship of an inductor.

Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate energy but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style inductor to use mainly depends on the price vs size requirements and any radiated field/EMI requirements.

CIN and COUT Selection

The input capacitance, CIN, is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current should be used. RMS current is given by :

$$I_{RMS} = I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} = I_{OUT}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design.

The selection of COUT is determined by the effective series resistance (ESR) that is required to minimize voltage ripple and load step transients, as well as the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response as described in a later section. The output ripple, ΔV_{OUT} , is determined by :

$$\Delta V_{OUT} \leq \Delta I_L \left[ESR + \frac{1}{8fC_{OUT}} \right]$$

The output ripple is highest at maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors

have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR but can be used in cost –sensitive applications provided that consideration is given to ripple current ratings and long term reliability. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can also lead to significant ringing.

Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, VIN. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at VIN large enough to damage the part.

Output Voltage Programming

The resistive divider allows the VFB pin to sense a fraction of the output voltage as shown in Figure 4.




Figure 4. Setting the Output Voltage

For adjustable output voltage mode, the output voltage is set by an external

resistive divider according to the following equation :

$$V_{OUT} = V_{REF} \left(1 + \frac{R1}{R2}\right)$$
 where VREF is the internal reference voltage (0.6V typ.)

Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as :

$$\text{Efficiency} = 100\% - (L1 + L2 + L3 + \dots)$$

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses : VIN quiescent current and I2R losses. The VIN quiescent current loss dominates the efficiency loss at very low load currents whereas the I2R loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents

can be misleading since the actual power lost is of no consequence.

1. The VIN quiescent current is due to two components : the DC bias current as given in the electrical characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge ΔQ moves from VIN to ground.

The resulting $\Delta Q/\Delta t$ is the current out of VIN that is typically larger than the DC bias current. In continuous mode,
 $I_{GATECHG} = f(Q_T + Q_B)$

where Q_T and Q_B are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to VIN and thus their effects will be more pronounced at higher supply voltages.

2. I²R losses are calculated from the resistances of the internal switches, R_{SW} and external inductor RL. In continuous mode the average output current flowing through inductor L is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the LX pin is a function of both top and bottom MOSFET R_{DS(ON)} and the duty cycle (DC) as follows :

$$R_{SW} = R_{DS(ON)TOP} \times DC + R_{DS(ON)BOT} \times (1 - DC)$$

The R_{DS(ON)} for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain I²R losses, simply add R_{SW} to RL and multiply the result by the square of the average output current.

Other losses including CIN and COUT ESR dissipative losses and inductor core losses generally account for less than 2% of the total loss.

Thermal Considerations

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where T_{J(MAX)} is the maximum operation junction temperature 125°C, T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance. For recommended operating conditions specification of TP3406 DC/DC converter, where T_{J(MAX)} is the maximum junction temperature of the die (125°C) and T_A is the maximum ambient temperature. The junction to ambient thermal resistance θ_{JA} is layout dependent. For SOT-23-5/TSOT-23-5 packages, the thermal resistance θ_{JA} is 250°C/W on the standard JEDEC 51-3 single-layer thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by following formula :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / 250 = 0.4 \text{ W for SOT-23-5/TSOT-23-5 packages}$$

The maximum power dissipation depends on operating ambient temperature for fixed T_{J(MAX)} and thermal resistance θ_{JA} . For RT8008 packages, the Figure 5 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.

The value of junction to case thermal resistance θ_{JC} is popular for users. This

thermal parameter is convenient for users to estimate the internal junction operated temperature of packages while IC operating. It's independent of PCB layout, the surroundings airflow effects and temperature difference between junction to ambient. The operated junction temperature can be calculated by following formula :

$$T_J = T_C + P_D \times \theta_{JC}$$

Where T_C is the package case (Pin 2 of package leads) temperature measured by thermal sensor, P_D is the power dissipation defined by user's function and the θ_{JC} is the junction to case thermal resistance provided by IC manufacturer.

Therefore it's easy to estimate the junction temperature by any condition.

Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, V_{OUT} immediately shifts by an amount equal to $\Delta I_{LOAD} (ESR)$, where ESR is the effective series resistance of C_{OUT} . ΔI_{LOAD} also begins to charge or discharge C_{OUT} generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value. During this recovery time, V_{OUT} can be monitored for overshoot or ringing that would indicate a stability problem.





Figure 5. Derating Curves for RT8008 Package

Package Description



Note: Package outline exclusive of mold flash and metal burr.