

TP65H050BS

650V GaN FET in TO-263 (source tab)

Preliminary Datasheet

Description

The TP65H050BS 650V, $50m\Omega$ Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

Related Literature

• ANOOOO: Recommended External Circuitry for GaN FETs


• ANOOO3: Printed Circuit Board Layout and Probing


ANOO10: Paralleling GaN FETs


Ordering Information

Part Number	Package	Package Configuration		
TP65H050BS	T0-263	Common Source		

TP65H050BS T0-263 (top view)







Cascode Schematic Symbol

Cascode Device Structure

Features

- JEDEC qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- · Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low Q_{RR}
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- · Achieves increased efficiency in both hard- and softswitched circuits
- Easy to drive with commonly-used gate drivers
- · GSD pin layout improves high speed design

Applications

- Datacom
- · Broad industrial
- PV inverter
- Servo motor

Key Specifications		
V _{DSS} (V)	650	
V _{(TR)DSS} (V)	800	
$R_{DS(on)eff}(m\Omega)\;max^*$	60	
Q _{RR} (nC) typ	125	
Q _G (nC) typ	16	

^{*} Dynamic on-resistance; see Figures 14 and 15

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit
V _{DSS}	Drain to source voltage (T _J = -55	5°C to 150°C)	650	
V _{(TR)DSS}	Transient drain to source voltag	e a	800	V
V _{GSS}	Gate to source voltage	Gate to source voltage		
P _D	Maximum power dissipation @T	c=25°C	119	W
	Continuous drain current @Tc=2	25°C b	36	A
I _D	Continuous drain current @T _C =100°C b		25	A
I _{DM}	Pulsed drain current (pulse width: 10µs)		150	A
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive °		1600	A/µs
(di/dt) _{RDMT}	Reverse diode di/dt, transient d		3000	A/µs
Tc	Operating temperature	Case	-55 to +150	°C
TJ	Operating temperature	Junction	-55 to +150	°C
Ts	Storage temperature		-55 to +150	°C
T _{SOLD}	Soldering peak temperature ^e		260	°C

Notes:

- a. In off-state, spike duty cycle D<0.01, spike duration <1 μ s
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. Continuous switching operation
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. For 10 sec., 1.6mm from the case


Thermal Resistance


Symbol	Parameter	Max	Unit
R _{OJC}	Junction-to-case	1.05	°C/W
Roja	Junction-to-ambient a	62	°C/W

Notes:

a. Device on PCB, minimal footprint

Circuit Implementation





Simplified Half-bridge Schematic

Efficiency vs Output Power

Recommended gate drive: (0V, 12V) with $R_{G(tot)} = 45\Omega$, where $R_{G(tot)} = R_G + R_{DRIVER}$

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC _{DCL}) ^a	Recommended Switching Node RC Snubber (RC _{SN}) b, c
240Ω @ 100 MHz	[10nF + 8Ω] x 2	100pF + 10Ω

Notes:

- a. RC_{DCL} should be placed as close as possible to the drain pin
- b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2; see page 5 for IRDMC1 and IRDMC2)
- c. $\;\;$ I_{RDM} values can be increased by increasing R_{G} and C_{SN}

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
$V_{(BL)DSS}$	Drain-source voltage	650	_	_	V	V _{GS} =0V	
$V_{\text{GS(th)}}$	Gate threshold voltage	3.3	4	4.8	V	V _{DS} =V _{GS} , I _D =0.7mA	
Б	Duning and undirection of a	_	50	60	0	V _{GS} =10V, I _D =22A	
R _{DS(on)eff}	Drain-source on-resistance ^a	_	103	_	mΩ	V _{GS} =10V, I _D =22A, T _J =150°C	
	Drain to course legisors current	_	2.5	25		V _{DS} =650V, V _{GS} =0V	
I _{DSS}	Drain-to-source leakage current	_	10	_	μA	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
	Cata ta calura famuard lackada august	_	_	100	n 1	V _{GS} =20V	
I _{GSS}	Gate-to-source forward leakage current	_	_	-100	· nA	V _{GS} =-20V	
C _{ISS}	Input capacitance	_	1000	_		V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
Coss	Output capacitance	_	130	_	pF		
C _{RSS}	Reverse transfer capacitance	_	8	_			
C _{O(er)}	Output capacitance, energy related ^b	_	190	_	nF	V _{GS} =0V, V _{DS} =0V to 400V	
$C_{O(tr)}$	Output capacitance, time related °	_	310	_	pF		
Q _G	Total gate charge	_	16	24		V_{DS} =400V, V_{GS} =0V to 10V, I_{D} =22A	
Q _{GS}	Gate-source charge	_	6	_	nC		
Q_{GD}	Gate-drain charge	_	5	_			
Qoss	Output charge	_	124	_	nC	V _{GS} =0V, V _{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	51	_			
t _R	Rise time	_	11	_	ns	V _{DS} =400V, V _{GS} =0V to 10V,	
t _{D(off)}	Turn-off delay		86	_	113	$I_D=22A R_G=40\Omega$	
t _F	Fall time	_	11	_			

Dynamic on-resistance; see Figures 14 and 15 for test circuit and conditions Equivalent capacitance to give same stored energy as V_{DS} rises from OV to 400V b.

Equivalent capacitance to give same charging time as V_{DS} rises from 0V to 400V

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Reverse Dev	Reverse Device Characteristics					
Is	Reverse current	_	_	22	А	V _{GS} =0V, T _C =100°C, ≤20% duty cycle
V_{SD}	Reverse voltage a	_	1,8	2.3	V	V _{GS} =0V, I _S =22A
V SD	Neverse voltage	_	1.3	1.7	V	V _{GS} =0V, I _S =11A
t_{RR}	Reverse recovery time	_	54	_	ns	I _S =22A, V _{DD} =400V
Q_{RR}	Reverse recovery charge	_	125	_	nC	di/dt=1000A/us
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive b	_	_	1600	A/µs	
I _{RDMC1}	Reverse diode switching current, repetitive (dc) c, e	_	_	24	А	Circuit implementation and parameters on page 3
I _{RDMC2}	Reverse diode switching current, repetitive (ac) c, e	_	_	28	А	Circuit implementation and parameters on page 3
(di/dt) _{RDMT}	Reverse diode di/dt, transient d	_	_	3000	A/µs	
I _{RDMT}	Reverse diode switching current, transient d,e	_	_	36	А	Circuit implementation and parameters on page 3

Notes:

- a. Includes dynamic R_{DS(on)} effect
- b. Continuous switching operation
- c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. I_{RDM} values can be increased by increasing R_{G} and C_{SN} on page 3

Typical Characteristics (T_C =25 $^{\circ}$ C unless otherwise stated)




Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}




Figure 2. Typical Output Characteristics T_J=150 °C

Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics

V_{DS}=10V, parameter: T_J




Figure 4. Normalized On-resistance $I_D=22A,\ V_{GS}=10V$

Typical Characteristics (T_C=25 °C unless otherwise stated)




Figure 5. Typical Capacitance V_{GS} =0V, f=1MHz




Figure 6. Typical Coss Stored Energy




Figure 7. Typical Qoss




Figure 8. Forward Characteristics of Rev. Diode $I_S {=} f(V_{SD}), \ parameter {:} \ T_J$

Typical Characteristics (T_C=25 °C unless otherwise stated)




Figure 9. Power Dissipation




Figure 10. Current Derating Pulse width $\leq 10 \mu s$, $V_{GS} \geq 10 V$




Figure 11. Safe Operating Area Tc=25°C




Figure 12. Transient Thermal Resistance

Test Circuits and Waveforms




Figure 10. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 11. Switching Time Waveform




Figure 12. Diode Characteristics Test Circuit




Figure 13. Diode Recovery Waveform




Figure 14. Dynamic R_{DS(on)eff} Test Circuit




Figure 15. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See ANOOO3: Printed Circuit Board Layout and Probing	

GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Evaluation kits
- Application notes
- · Design guides
- · Simulation models
- Technical papers and presentations

Mechanical

3 Lead TO-263 (BS) Package

Pin 1: Gate; Pin 2: Source; Pin 3: Drain, Tab: Source

