

TP65H070L Series

650V GaN FET PQFN Series

Preliminary

Description

The TP65H070L 650V, $72m\Omega$ Gallium Nitride (GaN) FET are normally-off devices. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

Related Literature

• ANOOO9: Recommended External Circuitry for GaN FETs

• ANOOO3: Printed Circuit Board Layout and Probing

AN0010: Paralleling GaN FETs

Ordering Information


Part Number	Package	Package Configuration
TP65H070LDG	8 x 8mm PQFN	Drain
TP65H070LSG	8 x 8mm PQFN	Source






TP65H070LSG







Cascode Device Structure

Features

- JEDEC qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- · Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low Q_{RR}
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

Benefits

- Improves efficiency/operation frequencies over Si
- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications			
V _{DSS} (V)	650		
V _{(TR)DSS} (V)	800		
$R_{DS(on)eff}(m\Omega)\;max^*$	85		
Q _{RR} (nC) typ	90		
Q _G (nC) typ	10		

^{*} Dynamic on-resistance; see Figures 5 and 6

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit	
V_{DSS}	Drain to source voltage (T _J = -	55°C to 150°C)	650		
$V_{(TR)DSS}$	Transient drain to source volta	age ^a	800	V	
V _{GSS}	Gate to source voltage		±20		
P _D	Maximum power dissipation @	©Tc=25°C	96	W	
	Continuous drain current @Tc	=25°C b	25	Α	
I_{D}	Continuous drain current @Tc	=100°C b	16	Α	
I _{DM}	Pulsed drain current (pulse width: 10µs)		120	Α	
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive °		1200	A/µs	
(di/dt) _{RDMT}	Reverse diode di/dt, transient	d	2600	A/µs	
T _C	Operating temperature	Case	-55 to +150	°C	
TJ	Operating temperature	Junction	-55 to +150	°C	
Ts	Storage temperature	nperature		°C	
T _{SOLD}	Soldering peak temperature e		260	°C	

Notes:

- a. In off-state, spike duty cycle D<0.01, spike duration <1µs
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. Continuous switching operation
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. For 10 sec., 1.6mm from the case


Thermal Resistance


Symbol	Parameter	Maximum	Unit
R _{OJC}	Junction-to-case	1.3	°C/W
Roja	Junction-to-ambient ^f	62	°C/W

Notes:

f. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm² copper area and 70µm thickness)

Circuit Implementation





Simplified Half-bridge Schematic

Efficiency vs Output Power

Recommended gate drive: (0V, 12V) with $R_{G(tot)}$ = 40-60 Ω , where $R_{G(tot)}$ = R_G + R_{DRIVER}

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC _{DCL}) ^a	Recommended Switching Node RC Snubber (RC _{SN}) ^{b, c}	
MMZ1608S181ATA00	[10nF + 8Ω] x 2	33pF + $15Ω$	

Notes:

- a. RC_{DCL} should be placed as close as possible to the drain pin
- b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2; see page 5 for IRDMC1 and IRDMC2)
- c. $\;\;$ I_{RDM} values can be increased by increasing R_{G} and C_{SN}

Electrical Parameter (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
$V_{(BL)DSS}$	Drain-source voltage	650	_	_	V	V _{GS} =0V	
V _{GS(th)}	Gate threshold voltage	3.3	4	4.8	V	V _{DS} =V _{GS} , I _D =0.7mA	
D	Duning and undirection of	_	72	85	0	V _{GS} =10V, I _D =16A,T _J =25°C	
R _{DS(on)eff}	Drain-source on-resistance a	_	148	_	· mΩ	V _{GS} =10V, I _D =16A, T _J =150°C	
I _{DSS}	Drain-to-source leakage current	_	3	30	μA	V _{DS} =650V, V _{GS} =0V, T _J =25°C	
IDSS	Dialit-to-source leakage current	_	12	_	μΑ	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
1	Gate-to-source forward leakage current	_	_	100	- A	V _{GS} =20V	
I_{GSS}	Gate-to-source reverse leakage current	_	_	-100	- nA	V _{GS} =-20V	
C _{ISS}	Input capacitance	_	600	_			
Coss	Output capacitance	_	90	_	pF	V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
C _{RSS}	Reverse transfer capacitance	_	4	_			
C _{O(er)}	Output capacitance, energy related b	_	135	_	nE	V _{GS} =0V, V _{DS} =0V to 400V	
C _{O(tr)}	Output capacitance, time related °	_	220	_	- pF		
Q _G	Total gate charge	_	10	_		V _{DS} =400V, V _{GS} =0V to 10V, I _D =16A	
Q _{GS}	Gate-source charge	_	3.5	_	nC		
Q_{GD}	Gate-drain charge	_	3	_			
Qoss	Output charge	_	85	_	nC	V _{GS} =0V, V _{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	27	_			
t _R	Rise time	_	7.5	_	ns	V _{DS} =400V, V _{GS} =0V to 12V,	
$t_{\text{D(off)}}$	Turn-off delay	_	60	_		$I_D=16A$, $R_G=50\Omega$	
t _F	Fall time	_	5	_			

Notes:

a. Dynamic on-resistance; see Figures 5 and 6 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V

c. Equivalent capacitance to give same charging time as V_{DS} rises from OV to 400V

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Symbol Parameter		Тур	Max	Unit	Test Conditions	
Reverse Devi	Reverse Device Characteristics						
I _S Reverse current		_	_	15	А	V _{GS} =0V, T _C =100°C, ≤25% duty cycle	
V _{SD}	Daviera vella re s	_	1.8	_	V	V _{GS} =0V, I _S =16A	
VSD	Reverse voltage ^a	_	1.3	_		V _{GS} =0V, I _S =8A	
t _{RR}	Reverse recovery time	_	35	_	ns	I _S =16A, V _{DD} =400V,	
Q _{RR}	Reverse recovery charge	_	90	_	nC	di/dt=1000A/ms	
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive b	_	_	1200	A/µs		
Reverse diode switching current, repetitive (dc) c, e Reverse diode switching current, repetitive (ac) c, e (di/dt)_RDMT Reverse diode di/dt, transient d Reverse diode switching current, transient d Reverse diode switching current, transient d Reverse diode switching current, transient d		_	_	18	А	Circuit implementation and parameters on page 3	
		_	_	23	А	Circuit implementation and parameters on page 3	
		_	_	2600	A/µs		
		_	_	28	А	Circuit implementation and parameters on page 3	

Notes:

- a. Includes dynamic $R_{DS(on)}$ effect
- b. Continuous switching operation
- c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. I_{RDM} values can be increased by increasing R_{G} and C_{SN} on page 3

Test Circuits and Waveforms




Figure 1. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 2. Switching Time Waveform




Figure 3. Diode Characteristics Test Circuit




Figure 4. Diode Recovery Waveform




Figure 5. Dynamic RDS(on)eff Test Circuit




Figure 6. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.


When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of T0-220 or T0-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	


GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Reference designs
- Evaluation kits
- Application notes
- · Design guides
- Simulation models
- Technical papers and presentations



TPASHN7NI Sarjes



Revision History

Version	Date	Change(s)
0	2/17/2019	Preliminary Datasheet