

TP65H150G4LSGB

650V SuperGaN® GaN FET in PQFN (source tab)

Description

The TP65H150G4LSGB 650V, $150m\Omega$ Gallium Nitride (GaN) FET is a normally-off device using Renesas's Gen IV platform. It combines a state-ofthe-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

Related Literature

- Printed Circuit Board Layout and Probing
- Recommendations for Vapor Phase Reflow
- Recommended External Circuitry for GaN FETs
- POFN Tape and Reel Information


Product Series and Ordering Information


Part Number	Package	Package Configuration
TP65H150G4LSGB-TR	8x8 PQFN	Source


[&]quot;-TR" suffix refers to tape and reel. Refer to ANO012 for details.


TP65H150G4LSGB **PQFN**

(top view)









Cascode Device Structure

Features


- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low QRR
- Reduced crossover loss
- RoHS compliant and Halogen-free packaging

Benefits

- Achieves increased efficiency in both hard- and soft-switched circuits
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications







Lighting







Key Specifications		
V _{DS} (V) min	650	
V _{DSS(TR)} (V) max	800	
$R_{DS(on)}(m\Omega)$ max*	180	
Q _{RR} (nC) typ	40	
Q _G (nC) typ	8.8	


^{*} Dynamic RDS(OR); see Figures 18 and 19

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Symbol	Parameter	Limit Value	Unit	
V _{DSS}	Drain to source voltage (T _J = -55°C t	650		
V _{DSS(TR)}	Transient drain to source voltage (a)		800	V
V _{GSS}	Gate to source voltage	±10		
P _D	Maximum power dissipation @Tc=25	5°C	52	W
I_	Continuous drain current @Tc=25°C (b)		13	A
I _D	Continuous drain current @Tc=100°C (b)		8.4	А
I _{DM}	Pulsed drain current (pulse width: 10µs)		55	A
T _C	Operating temperature	Case	-55 to +150	°C
T _J	- Operating temperature	Junction	-55 to +150	°C
Ts	Storage temperature		-55 to +150	°C
Tsold	Reflow soldering temperature (c)		260	°C

Notes:

- a. In off-state, spike duration $<30\mu s$.
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. Reflow MSL3



Primary Switch Voltage Stress (264 V AC)


Thermal Resistance


Symbol	Parameter	Typical	Unit	
R _{OJC}	Junction-to-case	2.4	°C/W	
Roja	Junction-to-ambient (d)	50	°C/W	

Notes:


d. Device on one layer epoxy PCB for source connection (vertical and without air stream cooling, with 6cm² copper area and 70µm thickness)

Circuit Implementation





Recommended gate drive: (OV, 6V) with $R_{\text{G(tot)}}\text{= }65~\Omega^{\text{e}}$



Simplified Single Ended Schematic

Recommended gate drive:

Gate drive: (0V, 6V): R_{G(ON)}= 65 to 150 Ω ; R_{G(OFF)}= 0 to 10 Ω Gate drive*: (-6V, 6V): R_{G(ON)}= 65 to 100 Ω ; R_{G(OFF)}= 0 to 20 Ω

*Drop-in with discrete e-mode gate drive that level shifts any standard silicon MOSFET controller with integrated driver (i.e. NCP1342)

Gate Ferrite Bead (FB)	Required DC Link RC Snubber (RC _{DCL}) ^f
330Ω @ 100MHz	10nF + 3.3Ω

Notes:

- e. For bridge topologies only. R₆ could be much smaller in single ended topologies.
- f. $\mathsf{RC}_{\text{\tiny DCL}}$ should be placed as close as possible to the drain pin.

Electrical Parameters (T₂=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
$V_{DSS(BL)}$	Maximum drain-source voltage	650	_	_	V	V _{GS} =0V	
$V_{\text{GS(th)}}$	Gate threshold voltage	2	2.4	2.8	V	V _{DS} =V _{GS} , I _D =0.5mA	
$\Delta V_{\text{GS(th)}} \! / T_J$	Gate threshold voltage temperature coefficient	_	-5.8	_	mV/°C		
D	Drain course on registance (g)	_	150	180	mΩ	V _{GS} =6V, I _D =10A, T _J =25°C	
R _{DS(on)eff}	Drain-source on-resistance (g)	_	307	_	- 11122	V _{GS} =6V, I _D =10A, T _J =150°C	
I _{DSS}	Drain-to-source leakage current	_	2.5	25	- μΑ	V _{DS} =650V, V _{GS} =0V, T _J =25°C	
IDSS	Diam-to-source leakage current	_	10	_	μΑ	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
lana	Gate-to-source forward leakage current	_	_	100	nA	V _{GS} =12V	
Igss	Gate-to-source reverse leakage current	_	_	-100	TIA .	V _{GS} =-12V	
Ciss	Input capacitance	_	400	_		V _{GS} =0V, V _{DS} =400V, f=1MHz	
Coss	Output capacitance	_	37	_	pF		
C _{RSS}	Reverse transfer capacitance	_	1.2	_			
C _{O(er)}	Output capacitance, energy related (h)	_	50	_	,,,	V _{GS} =0V, V _{DS} =0V to 400V	
C _{O(tr)}	Output capacitance, time related (i)	_	88	_	- pF		
Q _G	Total gate charge	_	4.9	_		V_{DS} =400V, V_{GS} =0V to 10V, I_{D} =10A	
Q _{GS}	Gate-source charge	_	1.6	_	nC		
Q_{GD}	Gate-drain charge	_	0.8	_	-		
Qoss	Output charge	_	35	_	nC	V _{GS} =0V, V _{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	28	_	ns	V_{DS} =400V, V_{GS} =0V to 6V, I_{D} =10A, R_{G} =65 Ω , Z_{FB} =330 Ω at 100MHz (
t _R	Rise time	_	5.6	_			
t _{D(off)}	Turn-off delay	_	17	_			
t _F	Fall time	_	3.6	_	1	See Figure 14)	

Notes:

g. Dynamic $R_{\mbox{\tiny DS(on)}},\,100\%$ tested; see Figures 18 and 19 for conditions

h. Equivalent capacitance to give same stored energy from 0V to 400V

i. Equivalent capacitance to give same charging time from \mbox{OV} to $\mbox{400V}$

Electrical Parameters (T₂=25 °C unless otherwise stated)


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse Device Characteristics							
Is	Reverse current	_	_	8.3	А	V _{GS} =0V, T _C =100°C, ≤20% duty cycle	
V	Deverse veltage (i)	_	1.7	_	V	V _{GS} =0V, I _S =8.5A	
V_{SD}	Reverse voltage (i)	_	1.2	_		V _{GS} =0V, I _S =4.5A	
t _{RR}	Reverse recovery time	_	31	_	ns	I _S =10A, V _{DD} =400V,	
Q _{RR}	Reverse recovery charge	_	40	_	nC	nC di/dt=1000A/ms	

Notes:

Page 5

j. Includes dynamic R_{DS(on)} effect

Typical Characteristics (T_c=25 °C unless otherwise stated)







Figure 1. Typical Output Characteristics T_J=25°C

Parameter: V_{GS}

Figure 2. Typical Output Characteristics T_J=150°C Parameter: V_{GS}







Figure 3. Typical Transfer Characteristics V_{DS}=10V, parameter: T_J

Figure 4. Normalized On-resistance I_D=10A, V_{GS}=6V

Typical Characteristics (T_c=25 °C unless otherwise stated)







Figure 5. Typical Capacitance V_{GS} =0V, f=1MHz

Figure 6. Typical Coss Stored Energy







Figure 7. Typical Qoss

Figure 8. Typical Gate Charge I_{DS} =10A, V_{DS} =400V

Typical Characteristics (T_c=25 °C unless otherwise stated)








Figure 9. Power Dissipation

Figure 10. Current Derating

Pulse width \leq 10 μ s, $V_{GS} \geq$ 10V








Figure 12. Transient Thermal Resistance

Typical Characteristics (T₀=25 °C unless otherwise stated)




Figure 13. Safe Operating Area Tc=25°C

Test Circuits and Waveforms




Figure 14. Switching Time Test Circuit

(see circuit implementation on page 3 for methods to ensure clean switching)




Figure 15. Switching Time Waveform




Figure 16. Diode Characteristics Test Circuit




Figure 17. Diode Recovery Waveform




Figure 18. Dynamic R_{DS(on)eff} Test Circuit




Figure 19. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Renesas GaN Devices:


DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of T0-220 or T0-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See Printed Circuit Board Layout and Probing	

GaN Design Resources

The complete technical library of GaN design tools can be found at Renesasusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

8x8 PQFN Package



Mechanical