

## 650V SuperGaN™ GaN FET in PQFN (source tab)

## Preliminary Datasheet

### Description

The TP65H300G4WS 650V, 240 mΩ Super Gallium Nitride (SuperGaN™) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

SuperGaN is Transphorm's latest GaN platform, which uses advanced epi and patented design technologies to reduce cost through simplified manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

### Related Literature



- [AN0009](#): Recommended External Circuitry for GaN FETs
- [AN0003](#): Printed Circuit Board Layout and Probing
- [AN0010](#): Paralleling GaN FETs

### Product Series and Ordering Information

Part Number	Package	Package Configuration
TP65H300G4LSG-TR	8x8mm PQFN	Source

\* Add “-TR” suffix for tape and reel

**TP65H300G4LSG**  
PQFN  
(top view)



Cascode Schematic Symbol

Cascode Device Structure

### Features

- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic  $R_{DS(on)}$  production tested
- Robust design, defined by
  - Intrinsic lifetime tests
  - Wide gate safety margin
  - Transient over-voltage capability
- Very low  $Q_{RR}$
- Reduced crossover loss

### Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

### Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor



### Key Specifications

$V_{DS}$ (V) min	650
$V_{(TR)DSS}$ (V) max	720
$R_{DS(on)}$ (mΩ) max*	288
$Q_{RR}$ (nC) typ	23
$Q_G$ (nC) typ	7

\* Dynamic  $R_{DS(on)}$ ; see Figures 19 and 20

# TP65H300G4LSG—Preliminary

**Absolute Maximum Ratings** ( $T_c=25^\circ\text{C}$  unless otherwise stated.)

Symbol	Parameter	Limit Value	Unit
$V_{DSS}$	Drain to source voltage ( $T_J = -55^\circ\text{C}$ to $150^\circ\text{C}$ )	650	V
$V_{(\text{TR})DSS}$	Transient drain to source voltage <sup>a</sup>	720	
$V_{GSS}$	Gate to source voltage	$\pm 18$	
$P_D$	Maximum power dissipation @ $T_c=25^\circ\text{C}$	21	W
$I_D$	Continuous drain current @ $T_c=25^\circ\text{C}$ <sup>b</sup>	6.5	A
	Continuous drain current @ $T_c=100^\circ\text{C}$ <sup>b</sup>	4.1	A
$I_{DM}$	Pulsed drain current (pulse width: 10μs)	30	A
$T_c$	Operating temperature	Case	${}^\circ\text{C}$
$T_J$		Junction	${}^\circ\text{C}$
$T_s$	Storage temperature	-55 to +150	${}^\circ\text{C}$
$T_{SOLD}$	Soldering peak temperature <sup>c</sup>	260	${}^\circ\text{C}$

Notes:


- a. In off-state, spike duty cycle  $D < 0.01$ , spike duration  $< 1\mu\text{s}$
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. For 10 sec., 1.6mm from the case

## Thermal Resistance

Symbol	Parameter	Maximum	Unit
$R_{\theta JC}$	Junction-to-case	6	${}^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-ambient <sup>e</sup>	50	${}^\circ\text{C/W}$
Notes: e. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm <sup>2</sup> copper area and 70μm thickness)			

# TP65H300G4LSG—Preliminary

## Circuit Implementation



Simplified Half-bridge Schematic

Recommended gate drive: (0V, 12V) with  $R_{G(tot)} = 30 \Omega^a$

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber ( $RC_{DCL}$ ) <sup>b</sup>
240Ω@100MHz	4.7-10nF + 5Ω

Notes:

- a. For bridge topologies only.  $R_G$  could be much smaller in single ended topologies.
- b.  $RC_{DCL}$  should be placed as close as possible to the drain pin.

# TP65H300G4LSG—Preliminary

**Electrical Parameters** ( $T_J=25^\circ\text{C}$  unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
<b>Forward Device Characteristics</b>						
$V_{(\text{BL})\text{DSS}}$	Maximum drain-source voltage	650	—	—	V	$V_{GS}=0\text{V}$
$V_{GS(\text{th})}$	Gate threshold voltage	1.6	2.1	2.6	V	$V_{DS}=V_{GS}, I_D=0.5\text{mA}$
$R_{DS(\text{on})\text{eff}}$	Drain-source on-resistance <sup>a</sup>	—	240	288	$\text{m}\Omega$	$V_{GS}=8\text{V}, I_D=5\text{A}$
		—	492	—		$V_{GS}=8\text{V}, I_D=5\text{A}, T_J=150^\circ\text{C}$
		—	1.2	12		$V_{DS}=650\text{V}, V_{GS}=0\text{V}$
$I_{DSS}$	Drain-to-source leakage current	—	8	—	$\mu\text{A}$	$V_{DS}=650\text{V}, V_{GS}=0\text{V}, T_J=150^\circ\text{C}$
		—	—	100		$V_{GS}=20\text{V}$
$I_{GSS}$	Gate-to-source forward leakage current	—	—	-100	$\text{nA}$	$V_{GS}=-20\text{V}$
	Gate-to-source reverse leakage current	—	—	—		
$C_{iss}$	Input capacitance	—	760	—	$\text{pF}$	$V_{GS}=0\text{V}, V_{DS}=400\text{V}, f=1\text{MHz}$
$C_{oss}$	Output capacitance	—	16	—		
$C_{rss}$	Reverse transfer capacitance	—	2	—		
$C_{O(er)}$	Output capacitance, energy related <sup>b</sup>	—	24	—	$\text{pF}$	$V_{GS}=0\text{V}, V_{DS}=0\text{V to } 400\text{V}$
$C_{O(tr)}$	Output capacitance, time related <sup>c</sup>	—	47	—		
$Q_G$	Total gate charge	—	7	—	$\text{nC}$	$V_{DS}=400\text{V}, V_{GS}=0\text{V to } 8\text{V}, I_D=4\text{A}$
$Q_{GS}$	Gate-source charge	—	2.6	—		
$Q_{GD}$	Gate-drain charge	—	1.3	—		
$Q_{oss}$	Output charge	—	19	—	$\text{nC}$	$V_{GS}=0\text{V}, V_{DS}=0\text{V to } 400\text{V}$
$t_{D(on)}$	Turn-on delay	—	19.4	—	$\text{ns}$	$V_{DS}=400\text{V}, V_{GS}=0\text{V to } 8\text{V}, I_D=4\text{A}, R_G=30\Omega, 4\text{A driver}$
$t_R$	Rise time	—	3.4	—		
$t_{D(off)}$	Turn-off delay	—	53	—		
$t_F$	Fall time	—	10	—		

Notes:

- a. Dynamic  $R_{DS(\text{on})}$  value; see Figures 19 and 20 for conditions
- b. Equivalent capacitance to give same stored energy from 0V to 400V
- c. Equivalent capacitance to give same charging time from 0V to 400V

# TP65H300G4LSG—Preliminary

---

**Electrical Parameters** ( $T_J=25^\circ\text{C}$  unless otherwise stated)


Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
<b>Reverse Device Characteristics</b>						
$I_S$	Reverse current	—	—	3.7	A	$V_{GS}=0\text{V}$ , $T_c=100^\circ\text{C}$ , $\leq 25\%$ duty cycle
$V_{SD}$	Reverse voltage <sup>a</sup>	—	1.7	—	V	$V_{GS}=0\text{V}$ , $I_S=5\text{A}$
		—	1.2	—		$V_{GS}=0\text{V}$ , $I_S=2\text{A}$
$t_{RR}$	Reverse recovery time	—	16	—	ns	$I_S=5\text{A}$ , $V_{DD}=400\text{V}$ , $di/dt=1000\text{A}/\mu\text{s}$
$Q_{RR}$	Reverse recovery charge	—	23	—	nC	

Notes:

a. Includes dynamic  $R_{DS(on)}$  effect


# TP65H300G4LSG—Preliminary

**Typical Characteristics** ( $T_c=25^\circ\text{C}$  unless otherwise stated)




**Figure 1. Typical Output Characteristics  $T_J=25^\circ\text{C}$**

Parameter:  $V_{GS}$




**Figure 2. Typical Output Characteristics  $T_J=150^\circ\text{C}$**

Parameter:  $V_{GS}$



**Figure 3. Typical Transfer Characteristics**

$V_{DS}=10\text{V}$ , parameter:  $T_J$




**Figure 4. Normalized On-resistance**

$I_D=16\text{A}$ ,  $V_{GS}=10\text{V}$


# TP65H300G4LSG—Preliminary

**Typical Characteristics** ( $T_C=25^\circ\text{C}$  unless otherwise stated)




**Figure 5. Typical Capacitance**


$V_{GS}=0\text{V}$ ,  $f=1\text{MHz}$



**Figure 6. Typical  $C_{OSS}$  Stored Energy**



**Figure 7. Typical  $Q_{OSS}$**




**Figure 8. Typical Gate Charge**


$I_{DS}=4\text{A}$ ,  $V_{DS}=400\text{V}$

# TP65H300G4LSG—Preliminary


**Typical Characteristics** ( $T_c=25^\circ\text{C}$  unless otherwise stated)




**Figure 9. Power Dissipation**



**Figure 10. Current Derating**  
Pulse width  $\leq 10\mu\text{s}$ ,  $V_{GS} \geq 10\text{V}$




**Figure 11. Safe Operating Area**  $T_c=25^\circ\text{C}$



**Figure 12. Transient Thermal Resistance**


**Preliminary Datasheet**




**Figure 13. Forward Characteristics of Rev. Diode**

$I_S=f(V_{SD})$ , Parameter  $T_J$



## Test Circuits and Waveforms




**Figure 14. Switching Time Test Circuit**  
(see circuit implementation on page 3  
for methods to ensure clean switching)




**Figure 16. Diode Characteristics Test Circuit**



**Figure 15. Switching Time Waveform**



**Figure 17. Diode Recovery Waveform**



# TP65H300G4LSG—Preliminary

## Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note [Printed Circuit Board Layout and Probing for GaN Power Switches](#). The table below provides some practical rules that should be followed during the evaluation.

### When Evaluating Transphorm GaN Devices:


DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See <a href="#">AN0003</a> : Printed Circuit Board Layout and Probing	

## GaN Design Resources

The complete technical library of GaN design tools can be found at [transphormusa.com/design](#):

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

# TP65H300G4LSG—Preliminary



SYM	MIN	NOM	MAX
A	0.90	1.00	1.10
A1	0.00	-	0.05
A3		0.20 REF.	
b	2.20	2.25	2.30
D	7.90	8.00	8.10
D2	6.85	7	7.15
E	7.90	8.00	8.10
e		4.75 BSC	
E2	4.03	4.18	4.33
K	2.50	-	-
L	0.70	0.80	0.90

## NOTES:

- PIN 1 INDICATOR IS LASER MARKED.  
RADIUS AND LOCATION WITHIN THE PIN 1 INDEX AREA.
- EXPOSED DIE PAD TIE BARS AND LEAD SIDE TERMINALS ARE NOT PLATED.

# **TP65H300G4LSG—Preliminary**

---

## **Revision History**

<b>Version</b>	<b>Date</b>	<b>Change(s)</b>
0	3/1/2018	Preliminary Datasheet
1	8/20/2019	Preliminary Datasheet