TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (U-MOS III)


# **TPC8210**

Lithium Ion Battery Applications Portable Equipment Applications Notebook PC Applications

- Low drain-source ON resistance: RDS (ON) = 11 m $\Omega$  (typ.)
- High forward transfer admittance:  $|Y_{fs}| = 13 \text{ S (typ.)}$
- Low leakage current:  $IDSS = 10 \mu A (max) (VDS = 30 V)$
- Enhancement mode:  $V_{th} = 1.3 \text{ to } 2.5 \text{ V (V}_{DS} = 10 \text{ V, I}_{D} = 1 \text{ mA)}$


## Absolute Maximum Ratings (Ta = 25°C)

| Cha   | racteristics  | Symbol                       | Rating     | Unit |  |
|---|---|------------------------------|------------|------|--|
| Drain-source vo   | Itage   | $V_{DSS}$                    | 30         | V    |  |
| Drain-gate volta  | ge (R <sub>GS</sub> = 20 kΩ)                              | = 20 kΩ) V <sub>DGR</sub> 30 |            |      |  |
| Gate-source vol   | tage  | V <sub>GSS</sub>             | ±20        | V    |  |
| Drain current  Drain power dissipation (t = 10 s)   | D C (Note 1)  | I <sub>D</sub>               | 8          | Α    |  |
| Diam current  | Pulse (Note 1)  | I <sub>DP</sub>              | 32         | A    |  |
| (t = 10 s) (Note 2a)  Single-device value at dual operation (Note 3b)  Drain power dissipation  Single-device operation (Note 3a) |   | P <sub>D (1)</sub>           | 1.5        | W    |  |
|   | P <sub>D(2)</sub>   | 1.1                          | W          |      |  |
| Drain power operation P <sub>D (1)</sub> 0.75   | operation   | P <sub>D (1)</sub>           | 0.75       | w    |  |
|   | VV  |                              |            |      |  |
| Single pulse ava  | oulse avalanche energy (Note 4) EAS 83.2                  |                              |            |      |  |
| Avalanche curre   | nt  | I <sub>AR</sub>              | 8          | Α    |  |
| Repetitive avala<br>Single-device va  | nche energy<br>alue at dual operation<br>(Note 2a, 3b, 5) | Ear                          | 0.1        | mJ   |  |
| Channel temper  | ature   | T <sub>ch</sub>              | 150        | °C   |  |
| Storage tempera   | ature range   | T <sub>stg</sub>             | -55 to 150 | °C   |  |



Weight: 0.08 g (typ.)

## **Circuit Configuration**



Note: (Note 1), (Note 2), (Note 3), (Note 4) and (Note 5): See the next page.


Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/Derating Concept and Methods) and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

This transistor is an electrostatic-sensitive device. Please handle with caution.

### **Thermal Characteristics**


| Characteristics                        |   | Symbol                     | Max  | Unit   |  |
|--|---|----------------------------|------|--------|--|
| Thermal resistance, channel to ambient | Single-device operation (Note 3a)               | R <sub>th (ch-a) (1)</sub> | 83.3 |        |  |
| (t = 10 s) (Note 2a)                   | Single-device value at dual operation (Note 3b) | R <sub>th (ch-a) (2)</sub> | 114  | °C/W   |  |
| Thermal resistance, channel to ambient | Single-device operation (Note 3a)               | R <sub>th (ch-a) (1)</sub> | 167  | . C/vv |  |
| (t = 10 s) (Note 2b)                   | Single-device value at dual operation (Note 3b) | R <sub>th (ch-a) (2)</sub> | 278  |        |  |


## Marking (Note 6)



Note 1: Ensure that the channel temperature does not exceed 150°C.

#### Note 2:





FR-4  $25.4 \times 25.4 \times 0.8$  (unit: mm)

a) Device mounted on a glass-epoxy board (a)

b) Device mounted on a glass-epoxy board (b)

#### Note 3:

- a) The power dissipation and thermal resistance values are shown for a single device.
   (During single-device operation, power is only applied to one device.)
- b) The power dissipation and thermal resistance values are shown for a single device.
   (During dual operation, power is evenly applied to both devices.)

Note 4:  $V_{DD}$  = 24 V,  $T_{ch}$  = 25°C (initial), L = 1.0 mH,  $R_G$  = 25  $\Omega$ ,  $I_{AR}$  = 8 A

Note 5: Repetitive rating: pulse width limited by maximum channel temperature

Note 6: • on lower left of the marking indicates Pin 1.

Weekly code: (Three digits)

Week of manufacture
(01 for the first week of a year: sequential number to 52 or 53)


Year of manufacture
(The last digit of a year)


## Electrical Characteristics (Ta = 25°C)


| Charac  | eteristics      | Symbol                | Test Condition   | Min                                   | Тур. | Max | Unit  |
|---|-----------------|-----------------------|--|---------------------------------------|------|-----|-------|
| Gate leakage cu   | rrent           | I <sub>GSS</sub>      | V <sub>GS</sub> = ±16 V, V <sub>DS</sub> = 0 V                       | _                                     | _    | ±10 | μΑ    |
| Drain cut-OFF   | current         | I <sub>DSS</sub>      | V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V                        | ı                                     | _    | 10  | μA    |
| Drain-course br   | oakdown voltago | V <sub>(BR) DSS</sub> | I <sub>D</sub> = 10 mA, V <sub>GS</sub> = 0 V                        | 30                                    | _    | _   | V     |
| Dialii-source bi  | eakdown voltage | V (BR) DSS            | $I_D$ = 10 mA, $V_{GS}$ = -20 V                                      | 15                                    | _    | _   | V     |
| Gate threshold v  | oltage          | V <sub>th</sub>       | V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA                        | 1.3                                   | _    | 2.5 | V     |
| Drain-source O  | N resistance    | R <sub>DS (ON)</sub>  | V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 4 A                        | -     13     20       -     11     15 |      | 20  | mΩ    |
| Dialii-source Of  | N resistance    | R <sub>DS</sub> (ON)  | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4 A                         | _                                     | 11   | 15  | 11122 |
| Forward transfer  | admittance      | Y <sub>fs</sub>       | V <sub>DS</sub> = 10 V, I <sub>D</sub> = 4 A                         | 6.5                                   | 13   |     | S     |
| Input capacitano  | e               | C <sub>iss</sub>      |  |                                       | 3530 | _   | pF    |
| Reverse transfer capacitance  |                 | C <sub>rss</sub>      | V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1 MHz             | _                                     | 495  | _   |       |
| Output capacitance  |                 | Coss                  |  |                                       | 580  | _   |       |
| Gate leakage current  Drain cut-OFF current  Drain-source breakdown voltage  Drain-source ON resistance  Forward transfer admittance Input capacitance  Reverse transfer capacitance  Output capacitance  Rise time  Turn-ON  Fall time  Turn-OFF | Rise time       | tr                    | V <sub>GS</sub> 10 V   | _                                     | 26   | _   |       |
|   | Turn-ON time    | t <sub>on</sub>       |  |                                       | 39   |     | ns    |
|   | Fall time       | t <sub>f</sub>        |  | l                                     | 32   | l   |       |
|   | Turn-OFF time   | t <sub>off</sub>      | Duty $\leq$ 1%, $t_W = 10 \mu s$                                     | l                                     | 115  | l   |       |
| Total gate charge (Gate-source plus gate-drain)   |                 | $Q_{g}$               | V <sub>DD</sub> ≈ 24 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 8 A | _                                     | 75   | _   |       |
| Gate-source charge  |                 | Q <sub>gs</sub>       |  |                                       | 6    |     | nC    |
| Gate-drain ("mil  | ler") charge    | Q <sub>gd</sub>       | ]  | _                                     | 19   | _   |       |


## **Source-Drain Ratings and Characteristics (Ta = 25°C)**


| Characte              | eristics       | Symbol           | Test Condition                               | Min | Тур. | Max  | Unit |
|-----------------------|----------------|------------------|--|-----|------|------|------|
| Drain reverse current | Pulse (Note 1) | I <sub>DRP</sub> | _  | _   | _    | 32   | Α    |
| Forward voltage (     | diode)         | V <sub>DSF</sub> | I <sub>DR</sub> = 8 A, V <sub>GS</sub> = 0 V | _   | _    | -1.2 | V    |






































### RESTRICTIONS ON PRODUCT USE

030619EAA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No
  responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
  may result from its use. No license is granted by implication or otherwise under any patent or patent rights of
  TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.