

600V GaN FET in TO-268 (source tab)

Description

The TPH3205ESBET 600V, $49m\Omega$ Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

Related Literature

• ANOOO9: Recommended External Circuitry for GaN FETs


• ANOOO3: Printed Circuit Board Layout and Probing


ANOO10: Paralleling GaN FETs


Ordering Information

Part Number	Package	Package Configuration
TPH3205ESBET	T0-268	Source

TPH3205ESBET T0-268 (top view)







Cascode Schematic Symbol

Cascode Device Structure

Features

- JEDEC-qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- · Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low Q_{RR}
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- · Achieves increased efficiency in both hard- and softswitched circuits
- Easy to drive with commonly-used gate drivers

Applications

- Datacom
- Broad industrial
- PV inverter
- · Servo motor

Key Specifications				
V _{DSS} (V)	600			
V _{(TR)DSS} (V)	750			
$R_{DS(on)eff}(m\Omega)\;max^*$	60			
Q _{RR} (nC) typ	120			
Q _G (nC) typ	22			

^{*} Dynamic on resistance; see Figures 18 and 19

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Symbol	Parame	ter	Limit Value	Unit
V _{DSS}	Drain to source voltage (T _J = -5	55°C to 175°C)	600	
$V_{(TR)DSS}$	Transient drain to source volta	ige ^a	750	V
V _{GSS}	Gate to source voltage		±20	
P _D	Maximum power dissipation @	T _C =25°C	150	W
ı	Continuous drain current @T _C =25°C b		36	А
I_{D}	Continuous drain current @T _C =	=100°C b	25	А
I _{DM}	Pulsed drain current (pulse wi	Pulsed drain current (pulse width: 10µs)		А
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive	Reverse diode di/dt, repetitive °		A/µs
(di/dt) _{RDMT}	Reverse diode di/dt, transient	d	2900	A/µs
Tc	Operating temperature	Case	-55 to +150	°C
TJ	Operating temperature	Junction	-55 to +175	°C
Ts	Storage temperature		-55 to +150	°C
Tsold	Soldering peak temperature ^e		260	°C

Notes:

- In off-state, spike duty cycle D<0.01, spike duration <1µs
 For increased stability at high current operation, see Circuit Implementation on page 3
- Continuous switching operation c.
- ≤300 pulses per second for a total duration ≤20 minutes d.
- For 10 sec., 1.6mm from the case

Thermal Resistance


Symbol	Parameter	Max	Unit
R _{OJC}	Junction-to-case	1	°C/W
R _{OJA}	Junction-to-ambient ^a	40	°C/W


Notes:

Device on PCB, minimal footprint

2

Circuit Implementation





Simplified Half-bridge Schematic

Efficiency vs Output Power

Recommended gate drive: (0V, 12V) with $R_{G(tot)}$ = 30 Ω , where $R_{G(tot)}$ = R_G + R_{DRIVER}

Required DC Link RC Snubber (RC _{DCL}) ^a	Recommended Switching Node RC Snubber (RC _{SN}) b, c		
[10nF + 8Ω] x 2	100pF + 10Ω		

Notes:

- a. RC_{DCL} should be placed as close as possible to the drain pin
- b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2; see page 5 for IRDMC1 and IRDMC2)
- c. $\mbox{$I_{RDM}$ values can be increased by increasing R_{G} and C_{SN}}$

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter		Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
$V_{(BL)DSS}$	Drain-source voltage	600	_	_	V	V _{GS} =0V	
$V_{\text{GS(th)}}$	Gate threshold voltage	3.3	4	4.8	V	V _{DS} =V _{GS} , I _D =0.7mA	
D	Drain-source on-resistance a	_	49	60	0	V _{GS} =8V, I _D =25A	
R _{DS(on)eff}	Drain-Source off-resistance	_	117	_	- mΩ	V _{GS} =8V, I _D =25A, T _J =175°C	
	Drain to course leakage current	_	3	40		V _{DS} =600V, V _{GS} =0V	
I _{DSS}	Drain-to-source leakage current	_	15	_	μA	V _{DS} =600V, V _{GS} =0V, T _J =150°C	
	Gate-to-source forward leakage current	_	_	100	- A	V _{GS} =20V	
I_{GSS}	Gate-to-source reverse leakage current	_	_	-100	- nA	V _{GS} =-20V	
C _{ISS}	Input capacitance	_	1500	_			
Coss	Output capacitance	_	128	_	pF	V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
C_{RSS}	Reverse transfer capacitance	_	10	_			
$C_{\text{O(er)}}$	Output capacitance, energy related b	_	180	_	pF	V _{GS} =0V, V _{DS} =0V to 400V	
$C_{O(tr)}$	Output capacitance, time related c	_	300	_	Pi	V _{GS} =0V, V _{DS} =0V to 400V	
Q_{G}	Total gate charge	_	22	_			
Q_{GS}	Gate-source charge	_	9	_	nC	V_{DS} =400V, V_{GS} =0V to 8V, I_{D} =25A	
Q_{GD}	Gate-drain charge	_	5	_			
Qoss	Output charge	_	120	_	nC	V _{GS} =0V, V _{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	75	_			
t _R	Rise time	_	10	_	ns	V _{DS} =400V, V _{GS} =0V to 10V,	
$t_{\text{D(off)}}$	Turn-off delay	_	84	_		$I_D=25A$, $R_G=24\Omega$	
t _F	Fall time	_	10	_			

Notes:

Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V b.


Equivalent capacitance to give same charging time as V_{DS} rises from 0V to 400V

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Reverse Device Characteristics						
Is	Reverse current	_	_	25	А	V _{GS} =0V, T _C =100°C, ≤25% duty cycle
V_{SD}	Reverse voltage a	_	2.0	2.3	V	V _{GS} =0V, I _S =25A
VSD	Neverse voltage «	_	1.4	1.6	v	V _{GS} =0V, I _S =12.5A
t _{RR}	Reverse recovery time	_	55	_	ns	I _S =22A, V _{DD} =400V,
Q _{RR}	Reverse recovery charge	_	120	_	nC	di/dt=1000A/μs
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive b	_	_	1500	A/µs	
I _{RDMC1}	Reverse diode switching current, repetitive (dc) c, e	_	_	23	А	Circuit implementation and parameters on page 3
I _{RDMC2}	Reverse diode switching current, repetitive (ac) c, e	_	_	27	А	Circuit implementation and parameters on page 3
(di/dt) _{RDMT}	Reverse diode di/dt, transient d	_	_	2900	A/µs	
I _{RDMT}	Reverse diode switching current, transient d,e	_	_	35	А	Circuit implementation and parameters on page 3

Notes:

- a. Includes dynamic $R_{DS(on)}$ effect
- b. Continuous switching operation
- c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. I_{RDM} values can be increased by increasing R_{G} and C_{SN} on page 3






Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}

Figure 2. Typical Output Characteristics T_J =175 ° C

Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics V_{DS} =10V, Parameter: T_J




Figure 4. Normalized On-Resistance $I_D=25A,\,V_{GS}=8V$




Figure 5. Typical Capacitance V_{GS} =0V, f=1MHz




Figure 6. Typical Coss Stored Energy




Figure 7. Typical Qoss




Figure 8. Forward Characteristics of Rev. Diode $I_S {=} f(V_{SD}), \ parameter {:}\ T_J$




Figure 9. Current Derating
Pulse width ≤ 10µs




Figure 10. Safe Operating Area T_C=25 ° C (calculated based on thermal limit)




Figure 11. Safe Operating Area T_c=80 °C (calculated based on thermal limit)




Figure 12. Transient Thermal Resistance




Figure 13. Power Dissipation

Test Circuits and Waveforms




Figure 14. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 15. Switching Time Waveform




Figure 16. Diode Characteristics Test Circuit




Figure 17. Diode Recovery Waveform




Figure 18. Dynamic R_{DS(on)eff} Test Circuit




Figure 19. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:


DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	


GaN Design Resources


The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Reference designs
- Evaluation kits
- Application notes
- · Design guides
- Simulation models
- Technical papers and presentations

Mechanical T0-268 Package







Symbol	MILLIMETERS			INCHES			
Symbol	MINIMUM	NOMINAL	MAXIMUM	MINIMUM	NOMINAL	MAXIMUM	
L - Dimension	1.96	2.09	2.24	0.077	0.082	0.088	
Coplanarity (A2)	0.05	0.07	0.10	0.002	0.003	0.004	
Package Width (E)	15.95	15.98	16.03	0.628	0.629	0.631	
Package Length (D + L2)	15.06	15.10	15.11	0.593	0.594	0.595	
L1	1.17	1.22	1.27	0.046	0.048	0.050	
Н	18.97	19.00	19.05	0.747	0.748	0.750	
b	1.30	1.39	1.65	0.051	0.055	0.065	
b2	2.08	2.12	2.16	0.082	0.083	0.085	
E1	13.28	13.32	13.39	0.523	0.524	0.527	
D1	12.47	12.57	12.62	0.491	0.495	0.497	
Α	4.98	5.00	5.00	0.196	0.197	0.197	
A1	2.67	2.71	2.74	0.105	0.107	0.108	
с	0.51	0.53	0.53	0.020	0.021	0.021	

Revision History

Version	Date	Change(s)
1	12/23/2016	Initial
2	12/23/2016	Updated I_{DSS} (25C) , C_{OSS} , $C_{O(er)},t_r,t_f,I_S,\!V_{SD},trr,$ and Qrr values
3	10/2/2017	Change static Rth from Typical to Max
4	10/26/2017	Updated to new template, removed DC line from SOA, updated transient data and Figures 1-8 to reflect updated testing on FET, changed effective on-resistance symbol to adhere to new JEDEC standards