transphorm

TPH3205WS

600V Cascode GaN FET in TO-247 (source tab)

Not recommended for new designs—see <u>TP65H050WS</u>

Description

The TPH3205WS 600V, $52m\Omega$ gallium nitride (GaN) FET is a normally-off device. Transphorm GaN FETs offer better efficiency through lower gate charge, faster switching speeds, and smaller reverse recovery charge, delivering significant advantages over traditional silicon (Si) devices.

Transphorm is a leading-edge wide band gap supplier with world-class innovation and a portfolio of fully-qualified GaN transistors that enables increased performance and reduced overall system size and cost.

Related Literature

- AN0009: Recommended External Circuitry for GaN FETs
- <u>AN0003</u>: Printed Circuit Board Layout and Probing

Ordering Information

Part Number	Package	Package Configuration	
TPH3205WS	3 Lead TO-247	Common Source	

TPH3205WS T0-247

(top view)

Features

- Easy to drive—compatible with standard gate drivers
- Low conduction and switching losses
- Low Qrr of 136nC-no free-wheeling diode required
- GSD pin layout improves high speed design
- JEDEC-qualified GaN technology
- RoHS compliant and Halogen-free

Benefits

- · Increased efficiency through fast switching
- Increased power density
- Reduced system size and weight
- Enables more efficient topologies—easy to implement bridgeless totem-pole designs
- Lower BOM cost


Applications

- Renewable energy
- Industrial
- Telecom and datacom
- Servo motors

Key Specifications

V _{DS} (V) min	600
V _{TDS} (V) max	750
$R_{DS(on)}(m\Omega)$ max*	63
Q _{rr} (nC) typ	136
Qg (nC) typ	28

* Dynamic R_(on)



Cascode Device Structure

Absolute Maximum Ratings (Tc=25 °C unless otherwise stated)

Symbol	Parameter		Limit Value	Unit		
I _{D25°C}	Continuous drain current @Tc=25°C ª		36	A		
ID100°C	Continuous drain current @To	=100°C ª	25	A		
I _{DM}	Pulsed drain current (pulse w	Pulsed drain current (pulse width: 10µs)		A		
V _{DSS}	Drain to source voltage	Drain to source voltage		source voltage		V
V _{TDS}	Transient drain to source volt	Transient drain to source voltage ^b		sient drain to source voltage ^b		V
V _{GSS}	Gate to source voltage	co source voltage		burce voltage ±18		V
P _{D25°C}	Maximum power dissipation		150	W		
Tc	Operating temperature	Case	-55 to +150	°C		
TJ		Junction	-55 to +175	°C		
Ts	Storage temperature		-55 to +150	°C		
T _{CSOLD}	Soldering peak temperature	2	260	°C		

Thermal Resistance

Symbol	Parameter Typical		Unit
R _{0JC}	Junction-to-case	1	°C/W
R _{ØJA}	Junction-to-ambient	40	°C/W

Notes:

For high current operation, see application note AN0009 In off-state, spike duty cycle D<0.1, spike duration <1µs a.

b.

For 10 sec., 1.6mm from the case c.

Electrical Parameters (Tc=25 °C unless otherwise stated)


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward	Device Characteristics		1	1	1		
V _{DSS-MAX}	Maximum drain-source voltage	600	_	_	V	V _{GS} =OV	
$V_{\text{GS}(\text{th})}$	Gate threshold voltage ^d	1.6	2.1	2.6	V	V _{DS} =V _{GS} , I _D =0.7mA	
D	Drain-source on-resistance (T_=25°C) a	_	52	63		V _{GS} =8V, I _D =24A, T _J =25°C	
$R_{DS(on)}$	Drain-source on-resistance (T_=175°C) a	_	120	_	mΩ	V _{GS} =8V, I _D =24A, T _J =175°C	
I _{DSS}	Drain-to-source leakage current (Tj=25°C)	_	4	40	μA	V _{DS} =600V, V _{GS} =0V, T _J =25°C	
USS	Drain-to-source leakage current (Tj=150°C)	_	15	_	μΛ	V _{DS} =600V, V _{GS} =0V, T _J =150°C	
I	Gate-to-source forward leakage current	_	-	100	n A	V _{GS} =18V	
I _{GSS}	Gate-to-source reverse leakage current	_	-	-100	nA	V _{GS} =-18V	
CISS	Input capacitance	_	2200	_		V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
Coss	Output capacitance	_	115	_	pF		
C _{RSS}	Reverse transfer capacitance	_	19	_			
$C_{O(er)}$	Output capacitance, energy related b	_	175	_		V_{GS} =0V, V_{DS} =0V to 400V	
C _{O(tr)}	Output capacitance, time related °	_	285	_	pF		
Qg	Total gate charge	_	28	42		V_{DS} =400V, V_{GS} =0V to 8V, I_D =24A	
Qgs	Gate-source charge	_	10	_	nC		
Qgd	Gate-drain charge	_	6	_			
t _{d(on)}	Turn-on delay	_	22	_		V_{DS} =480V, V_{GS} =0V to 10V, I_{D} =24A, R_{G} =2 Ω	
tr	Rise time	_	7.5	_			
T _{d(off)}	Turn-off delay	_	33	_	ns		
t _f	Fall time	_	4.5	_			
Reverse	Device Characteristics		1	1	1	1	
Is	Reverse current	_	_	25	A	V _{GS} =0V, T _C =100°C ≤50% Duty Cycle	
V		_	2.2	2.6	V	V _{GS} =0V, I _S =24A, T _J =25°C	
V_{SD}	Reverse voltage ^a	_	1.6	1.9		V _{GS} =0V, I _S =12A, T _J =25°C	
t _{rr}	Reverse recovery time	_	30	_	ns	I _s =24A, V _{DD} =400V,	
Qrr	Reverse recovery charge	_	136	_	nC		


Dynamic value a.

b.

c.

Equivalent capacitance to give same stored energy from 0V to 400V Equivalent capacitance to give same charging time from 0V to 400V Recommended gate drive: Turn on +8V, turn off 0 or -5V. For half bridge, use isolated driver ICs with 5V UVLO. d.













Figure 2. Typical Output Characteristics TJ=175°C Parameter: V_{GS}



I_D=12A, V_{GS}=8V





Pulse width = $10\mu s$

 $I_{S}=f(V_{SD})$, parameter: T_{J}






Figure 9. Safe Operating Area Tc=25°C (calculated based on thermal limit)




Figure 10. Safe Operating Area Tc=80°C (calculated based on thermal limit)




Figure 11. Transient Thermal Resistance




Figure 12. Power Dissipation

Test Circuits and Waveforms




Figure 13. Switching Time Test Circuit *See app note AN0009 for methods to ensure clean switching




Figure 15. Test Circuit for Diode Characteristics




Figure 17. Test Circuit for Dynamic RDS(on)





Figure 14. Switching Time Waveform









Figure 18. Dynamic R_{DS(on)} Waveform

Mechanical

3 Lead TO-247 Package



Design Considerations

The fast switching of GaN devices reduces current-voltage cross-over losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

Application Notes

- AN0002: Characteristics of Transphorm GaN Power Switches
- AN0003: Printed Circuit Board Layout and Probing
- <u>AN0004</u>: Designing Hard-switched Bridges with GaN
- AN0008: Drain Voltage and Avalanche Ratings for GaN FETs
- AN0009: Recommended External Circuitry for GaN FETs

Evaluation Boards

- TDPS2800E2C1-KIT: 2.8kW totem-pole PFC evaluation platform
- TDPS3500E0E10-KIT: 3.5kW hard-switched half-bridge, buck, or boost evaluation platform

Revision History

Version	Date	Change(s)	
17	11/14/2016	Added application note AN0009, Marked NRND—see TPH3205WSB	
18	12/12/2016	Formatting Changes to p. 3, revision of dynamic measurement verbiage	
19	2/15/2017	Updated evaluation boards and package drawing, added gate drive suggestion	
20	7/16/2018	marked NRND-see TP65H050WS	