

Not recommended for new designs –see TP65H150LSG

### **650V GaN FET PQFN Series**

#### **Description**

The TPH3206L Series 650V,  $150m\Omega$  Gallium Nitride (GaN) FETs are normally-off devices. They combine state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.


#### **Related Literature**

- ANOOO9: Recommended External Circuitry for GaN FETs
- ANOOO3: Printed Circuit Board Layout and Probing

### **Product Series and Ordering Information**

Part Number*	Package	Package Configuration
TPH3206LDGB**	8x8 PQFN	Drain
TPH3206LSB	8x8 PQFN	Source

- \* Add "-TR" suffix for tape and reel; see page 14
- \*\* LDGB package offers larger gate pad



#### **Features**

- JEDEC qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- · Robust design, defined by
  - Intrinsic lifetime tests
  - Wide gate safety margin
  - Transient over-voltage capability
- Very low Q<sub>RR</sub>
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

#### **Benefits**


- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Achieves increased efficiency in both hard- and softswitched circuits
- Easy to drive with commonly-used gate drivers


### **Applications**


- Datacom
- Broad industrial
- PV inverter
- · Servo motor

Key Specifications		
V <sub>DSS</sub> (V)	650	
V <sub>(TR)DSS</sub> (V)	800	
$R_{DS(on)eff}(m\Omega)$ max*	180	
Q <sub>RR</sub> (nC) typ	52	
Q <sub>G</sub> (nC) typ	6.2	

<sup>\*</sup> Dynamic on-resistance; see Figures 19 and 20







**Cascode Device Structure** 

## **Absolute Maximum Ratings** ( $T_c$ =25 $^{\circ}$ C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit
V <sub>DSS</sub>	Drain to source voltage (T <sub>J</sub> = -55	5°C to 150°C)	650	
V <sub>(TR)DSS</sub>	Transient drain to source voltage	ge a	800	V
V <sub>GSS</sub>	Gate to source voltage		±18	
P <sub>D</sub>	Maximum power dissipation @1	c=25°C	81	W
I-	Continuous drain current @T <sub>C</sub> =25°C b		16	А
l <sub>D</sub>	Continuous drain current @T <sub>C</sub> =:	100°C b	10	А
I <sub>DM</sub>	Pulsed drain current (pulse width: 10µs)		60	А
(di/dt) <sub>RDMC</sub>	Reverse diode di/dt, repetitive °		1200	A/µs
(di/dt) <sub>RDMT</sub>	Reverse diode di/dt, transient d		2400	A/µs
Tc	Operating temperature	Case	-55 to +150	°C
TJ	Operating temperature	Junction	-55 to +150	°C
T <sub>S</sub>	Storage temperature	orage temperature		°C
T <sub>SOLD</sub>	Soldering peak temperature e		260	°C

#### Notes:

- a. In off-state, spike duty cycle D<0.01, spike duration  $<1\mu$ s
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. Continuous switching operation
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. For 10 sec., 1.6mm from the case


### **Thermal Resistance**


Symbol	Parameter	Typical	Unit
R <sub>0</sub> JC	Junction-to-case	1.55	°C/W
R <sub>OJA</sub>	Junction-to-ambient <sup>a</sup>	45	°C/W

#### Notes:

a. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm² copper area and 70µm thickness)

### **Circuit Implementation**





**Simplified Half-bridge Schematic** 

**Efficiency vs Output Power** 

Recommended gate drive: (0V, 8-10V) with  $R_{G(tot)} = 25\Omega$ , where  $R_{G(tot)} = R_G + R_{DRIVER}$ 

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC <sub>DCL</sub> ) <sup>a</sup>	Recommended Switching Node RC Snubber (RC <sub>SN</sub> ) <sup>b, c</sup>
MMZ1608Q121BTA00	10nF + 8Ω	22pF + 15Ω

#### Notes:

- a. RC<sub>DCL</sub> should be placed as close as possible to the drain pin
- b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of I\_RDMC1 or I\_RDMC2; see page 5 for I\_RDMC1 and I\_RDMC2)
- c.  $I_{RDM}$  values can be increased by increasing  $R_{G}$  and  $C_{SN}$

### **Electrical Parameters** (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
$V_{(BL)DSS}$	Drain-source voltage	650	_	_	V	V <sub>GS</sub> =0V	
$V_{\text{GS(th)}}$	Gate threshold voltage	1.65	2.1	2.6	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =500μA	
В	Drain course on registance 3	_	150	180	mΩ	V <sub>GS</sub> =8V, I <sub>D</sub> =10A	
R <sub>DS(on)eff</sub>	Drain-source on-resistance a	_	340	_		V <sub>GS</sub> =8V, I <sub>D</sub> =10A, T <sub>J</sub> =150°C	
1	Drain to gourge leakage gurrent	_	2.5	30		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V	
IDSS	Drain-to-source leakage current	_	8	_	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C	
l	Gate-to-source forward leakage current	_	_	100	nΛ	V <sub>GS</sub> =18V	
I <sub>GSS</sub>	Gate-to-source reverse leakage current	_	_	-100	· nA	V <sub>GS</sub> =-18V	
C <sub>ISS</sub>	Input capacitance	_	720	_		V <sub>GS</sub> =0V, V <sub>DS</sub> =480V, <i>f</i> =1MHz	
Coss	Output capacitance	_	46	_	pF		
C <sub>RSS</sub>	Reverse transfer capacitance	_	5.5	_			
C <sub>O(er)</sub>	Output capacitance, energy related b	_	65	_	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 480V	
C <sub>O(tr)</sub>	Output capacitance, time related °	_	106	_	μΓ		
Q <sub>G</sub>	Total gate charge	_	6.2	_			
Q <sub>GS</sub>	Gate-source charge	_	2.1	_	nC	$V_{DS}$ =100V, $V_{GS}$ =0V to 4.5V, $I_{D}$ =10A	
$Q_{GD}$	Gate-drain charge	_	2.2	_			
Qoss	Output charge	_	44.4	_	nC	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V	
t <sub>D(on)</sub>	Turn-on delay	_	6	_		V <sub>DS</sub> =480V, V <sub>GS</sub> =0V to 10V,	
t <sub>R</sub>	Rise time	_	4.5	_	no		
$t_{\text{D(off)}}$	Turn-off delay	_	9.7	_	ns	$I_D=10A$ , $R_G=22\Omega$	
t <sub>F</sub>	Fall time	_	4	_			

#### Notes:

a. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as  $V_{\text{\tiny DS}}$  rises from 0V to 400V

c. Equivalent capacitance to give same charging time as  $V_{DS}$  rises from OV to 400V

### **Electrical Parameters** (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse Dev	Reverse Device Characteristics						
Is	Reverse current	_	_	10	А	V <sub>GS</sub> =0V, T <sub>C</sub> =100°C, ≤25% duty cycle	
		_	2.4	_		V <sub>GS</sub> =0V, I <sub>S</sub> =10A	
$V_{\text{SD}}$	Reverse voltage <sup>a</sup>	_	3.7	_	V	V <sub>GS</sub> =0V, I <sub>S</sub> =10A, T <sub>J</sub> =150°C	
		_	1.7	_	-	V <sub>GS</sub> =0V, I <sub>S</sub> =5A	
t <sub>RR</sub>	Reverse recovery time	_	17	_	ns	I <sub>S</sub> =11A, V <sub>DD</sub> =400V, di/dt=2000A/μs	
$Q_{RR}$	Reverse recovery charge	_	52	_	nC		
(di/dt) <sub>RDMC</sub>	Reverse diode di/dt, repetitive b	_	_	1200	A/µs		
I <sub>RDMC1</sub>	Reverse diode switching current, repetitive (dc) c, e	_	_	11	А	Circuit implementation and parameters on page 3	
I <sub>RDMC2</sub>	Reverse diode switching current, repetitive (ac) c, e	_	_	14	А	Circuit implementation and parameters on page 3	
(di/dt) <sub>RDMT</sub>	Reverse diode di/dt, transient <sup>d</sup>	_	_	2400	A/µs		
I <sub>RDMT</sub>	Reverse diode switching current, transient d,e	_	_	18	А	Circuit implementation and parameters on page 3	

#### Notes:

- Includes dynamic R<sub>DS(on)</sub> effect a.
- b. Continuous switching operation
- Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency c.
- ≤300 pulses per second for a total duration ≤20 minutes d.
- $I_{RDM}$  values can be increased by increasing  $R_{\text{G}}$  and  $C_{\text{SN}}$  on page 3

5




Figure 1. Typical Output Characteristics T<sub>J</sub>=25 °C

Parameter: V<sub>GS</sub>




Figure 2. Typical Output Characteristics  $T_J$ =150 ° C Parameter:  $V_{GS}$ 




Figure 3. Typical Transfer Characteristics  $V_{DS}$ =10V, parameter:  $T_J$ 





Figure 4. Normalized On-resistance  $I_D=10A, V_{GS}=8V$ 







Figure 5. Typical Capacitance  $V_{GS}$ =0V, f=1MHz

Figure 6. Typical Coss Stored Energy






Figure 7. Typical Qoss

Figure 8. Typical Gate Charge IDS=10A, VDS=400V




Figure 9. Forward Characteristics of Rev. Diode  $I_S {=} f(V_{SD}), \ Parameter \ T_J$ 




Figure 10. Current Derating
Pulse width = 100µs




Figure 11. Safe Operating Area  $T_c$ =25 ° C (calculated based on thermal limit)





Figure 12. Safe Operating Area T<sub>c</sub>=80 °C (calculated based on thermal limit)







Figure 13. Transient Thermal Resistance

Figure 14. Power Dissipation

#### **Test Circuits and Waveforms**



**Figure 15. Switching Time Test Circuit** (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Switching Time Waveform




Figure 17. Diode Characteristics Test Circuit




Figure 18. Diode Recovery Waveform




Figure 19. Dynamic R<sub>DS(on)eff</sub> Test Circuit




Figure 20. Dynamic R<sub>DS(on)eff</sub> Waveform

### **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.


#### When Evaluating Transphorm GaN Devices:


DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

### **GaN Design Resources**

The complete technical library of GaN design tools can be found at <a href="mailto:transphormusa.com/design">transphormusa.com/design</a>:


- Reference designs
- Evaluation kits
- Application notes
- · Design guides
- Simulation models
- Technical papers and presentations






### **PQFN Tape and Reel Information**

#### **Product Orientation**



- Leader empty pockets: 400mm/15.75" min
- Trailer empty pickets: 160mm/6.3" min
- Quantity per reel: 500 pcs

#### **Carrier Tape Dimension**



Ao = 8.40 Bo = 8.40

- 1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2
- CAMBER IN COMPLIANCE WITH EIA 481
   POCKCT POSITION RCLATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE

## **Revision History**

Version	Date	Change(s)
0	12/12/2016	Release L series datasheet; B versions integrate bleed resistor
1	4/19/2017	Updated ordering information
2	11/7/2017	Updated Figures 11 & 12 (pg 7), effective on-resistance symbol to R <sub>DS(on)eff</sub> to adhere to new JEDEC standards;  Added switching current values (pg 2), Circuit Implementation (pg 3), Qoss value (pg 4), Figures 7 & 8 (pg 6)
3	2/16/2018	Updated Roja
4	3/27/2018	Removed TPH3206LDB
5	5/17/2018	Discontinued
6	2/14/2019	Marked NRND-see TP65H150LSG