- **Configured for 3-Phase Brushless Motor Drive**
- **Low $r_{DS(on)}$ . . . 0.25 Ω Typ**
- **High Voltage Output . . . 30 V**
- **Pulsed Current . . . 12 A Per Channel**
- **Input Transient and ESD Protection**
- **Compatible With High-Side and Low-Side Current Sense Resistors**

KTR or KTS PACKAGE
(TOP VIEW)



Tab is SUB/GND



KTR PACKAGE



KTS PACKAGE

description

The TPIC1310 is a monolithic gate-protected power DMOS array that consists of six electrically isolated N-channel enhancement-mode DMOS transistors configured as a three-half H-bridge.

When suitably heat sunk, the TPIC1310 can drive motors requiring 2.5 A of phase current. The DMOS transistors are immune to second breakdown effects and current crowding, problems often associated with bipolar transistors.

The TPIC1310 is offered in 15-pin through-hole (KTS) and surface-mount (KTR) PowerFLEX™ packages and is characterized for operation over the case temperature range of –40°C to 125°C.

schematic



NOTES: A. Terminals 1 and 15 must be externally connected.
B. Terminals 6 and 10 must be connected to GND.
C. Terminals 7 and 9 must be connected to the sense resistor or GND.
D. No terminal may be taken greater than 0.5 V below GND.

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V_{DS}	30 V
Output-to-GND voltage	30 V
SOURCE-to-SUB/GND voltage	–0.3 V to 20 V
Gate-to-source voltage range, V_{GS}	–0.3 V to 20 V
Continuous output current, each output, all outputs on, T_C = 25°C	3 A
Continuous source-to-drain diode current, T_C = 25°C	3 A
Pulsed output current, each output, I_{max}, T_C = 25°C (see Note 1 and Figure 14)	12 A
Continuous V_{DD} and SOURCE current, T_C = 25°C	3 A
Pulsed V_{DD} and SOURCE current, T_C = 25°C (see Note 1)	12 A
Continuous total dissipation, T_C = 25°C (see Note 2 and Figure 14)	13.9 W
Operating virtual junction temperature range, T_J	–40°C to 150°C
Operating case temperature range, T_C	–40°C to 125°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Pulse duration = 10 µs, duty cycle ≤ 2%
2. Package is mounted in intimate contact with an infinite heat sink.

electrical characteristics, T_C = 25°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{(BR)DSX}$	Drain-to-source breakdown voltage		I_D = 250 µA, V_{GS} = 0		30			V
$V_{GS(th)}$	Gate-to-source threshold voltage		I_D = 1 mA, V_{DS} = V_{GS}, See Figure 4		0.9	1.2	1.7	V
$V_{(BR)GS}$	Gate-to-source breakdown voltage	Low-side	I_{GS} = 250 µA		20			V
$V_{(BR)SG}$	Source-to-gate breakdown voltage	Low-side	I_{SG} = 250 µA		0.3			V
		High-side	I_{SG} = 250 µA		20			
$V_{DS(on)}$	Drain-to-source on-state voltage		I_D = 3 A, V_{GS} = 14 V, See Notes 3 and 4			0.66	0.9	V
$V_{F(SD)}$	Forward on-state voltage, source-to-drain		I_S = 3 A, V_{GS} = 0, See Notes 3 and 4 and Figure 11			1.1	1.4	V
I_{DSS}	Drain current-gate shorted to source		V_{DS} = 28 V, V_{GS} = 0	T_C = 25°C		0.05	1	µA
				T_C = 125°C		0.5	10	
I_{GSSF}	Forward-gate current, drain short circuited to source	Low-side	V_{SG} = 16 V, V_{DS} = 0, Internal 13 kΩ from gate to source			2	4	mA
		High-side	V_{SG} = 16 V, V_{DS} = 0			20	200	nA
I_{GSSR}	Reverse-gate current, drain short circuited to source		V_{SG} = 0.3 V, V_{DS} = 0			20	200	nA
I_{lkg}	Leakage current, drain-to-GND gate shorted to source		V_{DGND} = 28 V	T_C = 25°C		0.05	1	µA
				T_C = 125°C		0.5	10	
$r_{DS(on)}$	Static drain-to-source on-state resistance		V_{GS} = 10 V, I_D = 3 A, See Notes 3 and 4 and Figures 5 and 6	T_C = 25°C		0.27	0.37	Ω
				T_C = 125°C		0.45	0.55	
			V_{GS} = 14 V, I_D = 3 A, See Notes 3 and 4 and Figures 5 and 6	T_C = 25°C		0.22	0.32	
				T_C = 125°C		0.32	0.47	
g_{fs}	Forward transconductance		V_{DS} = 10 V, I_D = 3 A, See Notes 3 and 4 and Figure 8		0.5	0.85		S
C_{iss}	Short-circuit input capacitance, low-side		V_{DS} = 25 V, V_{GS} = 0, f = 1 MHz, See Figure 10			110		pF
C_{oss}	Short-circuit output capacitance, low-side					120		
C_{rss}	Short-circuit reverse transfer capacitance, low-side					60		

† Engineering estimate

NOTES: 3. Technique should limit $T_J - T_C$ to 10°C maximum.
4. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

source-to-drain and GND-to-drain diode characteristics, T_C = 25°C

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{rr}	Reverse-recovery time	High-side	I_S = 3 A, V_{DS} = 28 V, V_{GS} = 0, di/dt = 100 A/µs, See Figures 1 and 13		30		ns
Q_{RR}	Total diode charge				30		nC
t_{rr}	Reverse-recovery time	Low-side	I_S = 3 A, V_{DS} = 28 V, V_{GS} = 0, di/dt = 100 A/µs, See Figure 13, SUB/GND connected to SOURCE		70		ns
Q_{RR}	Total diode charge				350		nC

resistive-load switching characteristics, T_C = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(on)}$	Turn-on delay time	V_{DD} = 28 V, R_L = 9.3 Ω, t_{en} = 10 ns, t_{dis} = 10 ns, See Figure 2		70		ns
$t_{d(off)}$	Turn-off delay time			200		
t_r	Rise time			140		
t_f	Fall time			55		
Q_g	Total gate charge	V_{DS} = 12 V, I_D = 3 A, V_{GS} = 10 V, See Figure 3 and Figure 12		1.6	2	nC
$Q_{gs(th)}$	Threshold gate-to-source charge			0.5	0.62	
Q_{gd}	Gate-to-drain charge			0.25	0.31	
L_D	Internal drain inductance			5		nH
L_S	Internal source inductance			5		
R_g	Internal gate resistance			500		Ω

thermal resistance

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance, one output on	See Note 5		7.5	9	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance, two outputs on	See Notes 5 and 6		4.5	5.5	°C/W

NOTES: 5. Package mounted in intimate contact with infinite heatsink.
6. Two outputs with equal power

PARAMETER MEASUREMENT INFORMATION



† I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS



Figure 3. Gate-Charge Test Circuit and Voltage Waveform



Figure 4



Figure 5

TYPICAL CHARACTERISTICS

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE vs DRAIN CURRENT



Figure 6

DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE



Figure 7

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE



Figure 8

DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE (FOR LOW SIDE)



Figure 9

TYPICAL CHARACTERISTICS

CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE



Figure 10

SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE



Figure 11

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE vs GATE CHARGE



Figure 12

REVERSE RECOVERY TIME vs REVERSE di/dt



Figure 13

THERMAL INFORMATION

MAXIMUM DRAIN CURRENT
vs
DRAIN-TO-SOURCE VOLTAGE



† Less than 2% duty cycle
‡ Device mounted in intimate contact with infinite heatsink.

Figure 14

THERMAL INFORMATION

**JUNCTION-TO-CASE THERMAL RESISTANCE
vs
PULSE DURATION**



† Package mounted in intimate contact with infinite heat sink.

NOTE E: $Z_{\theta JC}(t) = r(t)\ R_{\theta JC}$
t_W = pulse duration
t_C = cycle time
d = duty cycle = t_W / t_C

Figure 15

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.