

# Ultra-Low Supply-Current/Supply-Voltage Supervisory Circuits

## FEATURES

- Controlled Baseline
  - One Assembly Site
  - One Test Site
  - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Precision Supply Voltage Supervision Range: 0.9 V, 1.2 V, 1.5 V, 1.6 V, 2 V, and 3.3 V
- High Trip-Point Accuracy: 0.75%
- Supply Current of 1.2 μA (Typ)
- RESET Defined With Input Voltages as Low as 0.4 V
- Power-On Reset Generator With a Delay Time of 130 ms
- Push/Pull or Open-Drain RESET Outputs
- SOT23-6 Package
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

### APPLICATIONS

- Applications Using Low-Power DSPs, Microcontrollers, or Microprocessors
- Portable- and Battery-Powered Equipment
- Intelligent Instruments
- Wireless Communication Systems
- Industrial Equipment
- Notebook/Desktop Computers

### DESCRIPTION

The TPS310x and TPS311x families of supervisory circuits provide circuit initialization and timing supervision, primarily for DSP and processor-based systems.

During power-on,  $\overrightarrow{\text{RESET}}$  is asserted when the supply voltage (V<sub>DD</sub>) becomes higher than 0.4 V. Thereafter, the supervisory circuit monitors V<sub>DD</sub> and keeps the  $\overrightarrow{\text{RESET}}$  output active as long as V<sub>DD</sub> remains below the threshold voltage (V<sub>IT</sub>). An internal timer delays the return of the output to the inactive state to ensure proper system reset. The delay time starts after V<sub>DD</sub> has risen above V<sub>IT</sub>. When V<sub>DD</sub> drops below V<sub>IT</sub>, the output becomes active again.

All the devices of this family have a fixed-sense threshold voltage ( $\rm V_{\rm IT}$ ) set by an internal voltage divider.

The TPS3103 and TPS3106 have an active-low, open-drain RESET output. The TPS3110 has an active-low push/pull RESET.


The product spectrum is designed for supply voltages of 0.9 V up to 3.3 V. The circuits are available in SOT23-6 packages. The TPS31xx family is characterized for operation over a temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.









2




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

18

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **PIN DESCRIPTIONS**



#### **TERMINAL FUNCTIONS**

	TERMINAL		DESCRIPTION
NAME	DEVICE	NO.	DESCRIPTION
GND	All	2	Ground
MR	All	3	Manual reset input. Pull low to force a reset. RESET remains low as long as $\overline{MR}$ is low and for the timeout period after $\overline{MR}$ goes high. Leave unconnected or connect to V <sub>DD</sub> when unused.
PFI	TPS3103	4	Power-fail input. Compares to 0.551 V with no additional delay. Connect to $V_{DD}$ if not used.
PFO	TPS3103	5	Power-fail output. Goes high when voltage at PFI rises above 0.551 V.
RESET	TPS3103, TPS3110	1	Active-low reset output. Either push-pull or open-drain output stage.
RSTSENSE	TPS3106	5	Active-low reset output. Logic level at $\overline{\text{RSTSENSE}}$ only depends on the voltage at SENSE and the status of $\overline{\text{MR}}.$
RSTVDD	TPS3106	1	Active-low reset output. Logic level at $\overline{\text{RSTVDD}}$ only depends on the voltage at $V_{\text{DD}}$ and the status of $\overline{\text{MR}}.$
SENSE	TPS3106, TPS3110	4	Sense. A reset is asserted if the voltage at SENSE is lower than 0.551 V. Connect to $V_{\text{DD}}$ if unused.
V <sub>DD</sub>	All	6	Supply voltage. Powers the device and monitors its own voltage.
WDI	TPS3110	5	Watchdog timer input. If WDI remains high or low longer than the time-out period, reset is triggered. The timer clears when reset is asserted or when WDI sees a rising edge or a falling edge.

#### **ORDERING INFORMATION**<sup>(1)</sup>

ORDERABLE PART NUMBER	NOMINAL SUPPLY VOLTAGE	THRESHOLD VOLTAGE, VIT <sup>(2)</sup>	SYMBOL
TPS3103E12MDBVREP <sup>(3)</sup>	1.2 V	1.142 V	TBD
TPS3103E15MDBVREP <sup>(3)</sup>	1.5 V	1.434 V	TBD
TPS3103H20MDBVREP <sup>(3)</sup>	2 V	1.84 V	TBD
TPS3103K33MDBVREP <sup>(3)</sup>	3.3 V	2.941 V	TBD
TPS3106E09MDBVREP <sup>(3)</sup>	0.9 V	0.86 V	TBD
TPS3106E16MDBVREP <sup>(3)</sup>	1.6 V	1.521 V	TBD
TPS3106K33MDBVREP	3.3 V	2.941 V	AAVM
TPS3110E09MDBVREP <sup>(3)</sup>	0.9 V	0.86 V	TBD
TPS3110E12MDBVREP <sup>(3)</sup>	1.2 V	1.142 V	TBD
TPS3110E15MDBVREP <sup>(3)</sup>	1.5 V	1.434 V	TBD
TPS3110K33MDBVREP <sup>(3)</sup>	3.3 V	2.941 V	TBD

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Custom threshold voltages are available. Minimum order quantities apply. Contact TI for details and availability.

(3) Product Preview



#### **AVAILABLE OPTIONS**

DEVICE	RESET OUTPUT	RSTSENSE, RSTVDD OUTPUT	SENSE INPUT	WDI INPUT	PFO OUTPUT
TPS3103	Open drain				Open drain
TPS3106		Open drain	ü		
TPS3110	Push-pull		ü	ü	

#### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

	VALUE	UNIT
Supply voltage range, V <sub>DD</sub> <sup>(2)</sup>	-0.3 to 3.6	V
All other pins <sup>(2)</sup>	-0.3 to 3.6	V
Maximum low output current, I <sub>OL</sub>	5	mA
Maximum high output current, I <sub>OH</sub>	-5	mA
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )	±10	mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±10	mA
Operating temperature range, T <sub>A</sub>	–55 to 125	°C
Storage temperature range, T <sub>stg</sub>	–65 to 150	°C
Soldering temperature	260	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND. For reliable operation, the device must not be operated at 3.6 V for more than t = 1000h continuously

#### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub> <sup>(1)</sup>	0.4	3.3	V
Input voltage, V <sub>I</sub>	0	V <sub>DD</sub> + 0.3	V
High-level input voltage, V <sub>IH</sub> at MR, WDI	$0.7  imes V_{DD}$		V
Low-level input voltage, V <sub>IL</sub> at MR, WDI		$0.3 \times V_{\text{DD}}$	V
Input transition rise and fall rate at $\Delta t/\Delta V$ at $\overline{MR}$ , WDI		100	ns/V
Operating temperature, T <sub>A</sub>	-55	125	°C

(1) For proper operation of SENSE, PFI, and WDI functions:  $V_{DD} \geq 0.8 \ V.$ 

### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			$V_{DD} = 3.3 \text{ V}, \text{ I}_{OH} = -3 \text{ mA}$				
			$V_{DD} = 1.8 \text{ V}, I_{OH} = -2 \text{ mA}$	0.8 × 1/			V
V <sub>OH</sub> High-level output voltage			$V_{DD} = 1.5 \text{ V}, \text{ I}_{OH} = -1 \text{ mA}$	$0.0 \times V_{DD}$	$0.8  imes V_{DD}$		v
		$V_{DD} = 0.9 \text{ V}, \text{ I}_{OH} = -0.4 \text{ mA}$					
			$V_{DD}$ = 0.5 V, $I_{OH}$ = –5 $\mu A$	$0.7  imes V_{DD}$			V
			$V_{DD}$ = 3.3 V, $I_{OL}$ = 3 mA				
V	Low-level output voltage		$V_{DD}$ = 1.5 V, $I_{OL}$ = 2 mA			0.3	V
V <sub>OL</sub> Low-level output voltage		$V_{DD} = 1.2 \text{ V}, I_{OL} = 1 \text{ mA}$		0.5	v		
			$V_{DD}=0.9~V,~I_{OL}=500~\mu A$				
V <sub>OL</sub>	Low-level output voltage	RESET only	$V_{DD} = 0.4 \text{ V}, I_{OL} = 5 \mu \text{A}$			0.1	V



## **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		TPS31xxE09		0.854	0.86	0.866		
		TPS31xxE12		1.133	1.142	1.151		
V <sub>IT-</sub> Negative-going threshold voltag		TPS31xxE15	T <sub>A</sub> = 25°C	1.423	1.434	1.445		
	Negative-going input	TPS31xxE16		1.512	1.523	1.534	V	
		TPS31xxH20		1.829	1.843	1.857		
		TPS31xxK33	$T_A = 25^{\circ}C$	2.905	2.941	2.970		
			T <sub>A</sub> = Full Range	2.867		3.005		
	Negative-going input		$V_{DD} \ge 0.8 \text{ V}, \text{ T}_{\text{A}} = 25^{\circ}\text{C}$	0.540	0.551	0.569	V	
V <sub>IT – (S)</sub>	threshold voltage <sup>(2)</sup>	SENSE, PFI	$V_{DD} \ge 0.8 \text{ V}, \text{ T}_{A} = \text{Full Range}$	0.530	0.551	0.575	V	
		L	$0.8 \text{ V} \le \text{V}_{\text{IT}} < 1.5 \text{ V}$		20			
V <sub>HYS</sub>	Hysteresis at V <sub>DD</sub> input		$1.6 \text{ V} \le \text{V}_{\text{IT}} < 2.4 \text{ V}$		30		mV	
			$2.5 \text{ V} \le \text{V}_{\text{IT}} < 3.3 \text{ V}$		60			
т <sub>(К)</sub>	Temperature coefficient of V <sub>IT-</sub> , PFI, SENSE		$T_A = -55^{\circ}C$ to $125^{\circ}C$		-0.012	-0.019	%/K	
V <sub>HYS</sub>	Hysteresis at SENSE, PFI	input	$V_{DD} \ge 0.8 \text{ V}$		15		mV	
		MR	$\overline{\text{MR}}$ = V <sub>DD</sub> , V <sub>DD</sub> = 3.3 V	-30		25		
I <sub>IH</sub>	High-level input current	SENSE, PFI, WDI	SENSE, PFI, WDI = $V_{DD}$ , $V_{DD}$ = 3.3 V	-25		25	nA	
		MR	$\overline{\text{MR}} = 0 \text{ V}, \text{ V}_{\text{DD}} = 3.3 \text{ V}$	-47	-33	-25	μΑ	
IIL	Low-level input current	SENSE, PFI, WDI	SENSE, PFI, WDI = 0 V, $V_{DD} = 3.3 V$	-25		25	nA	
I <sub>OH</sub>	High-level output current at RESET <sup>(3)</sup>	Open drain	$V_{DD} = V_{IT} + 0.2 \text{ V}, V_{OH} = 3.3 \text{ V}$			200	nA	
			$V_{DD} > V_{IT}$ (average current), $V_{DD} < 1.8 V$		1.2	3		
I <sub>DD</sub>	Supply current		$V_{DD} > V_{IT}$ (average current), $V_{DD} > 1.8 V$		2	4.5	μA	
			$V_{DD} < V_{IT}, V_{DD} < 1.8 V$			29		
			$V_{DD} < V_{IT}, V_{DD} > 1.8 V$			32		
	Internal pullup resistor at I	MR		70	100	130	kΩ	
Cl	Input capacitance at MR,	SENSE, PFI, WD	$I V_I = 0 V \text{ to } V_{DD}$		1		pF	

(1) To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic,  $0.1 \,\mu\text{F}$ ) should be placed close to the supply terminals.

(2) To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed close to the supply terminals.

(3) Also refers to RSTVDD and RSTSENSE.

### SWITCHING CHARACTERISTICS

 $\rm R_L$  = 1 MΩ,  $\rm C_L$  = 50 pF, and  $\rm T_A$  = –55°C to 125°C (unless otherwise noted)

	PARAMETE	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d</sub>	Delay time		$\label{eq:VDD} \begin{split} V_{DD} &\geq 1.1 \times V_{IT}, \ \overline{MR} = 0.7 \times V_{DD}, \\ \text{See Timing Diagrams} \end{split}$	65	130	195	ms
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	V <sub>DD</sub> to RESET or RSTVDD delay	$V_{IH} = 1.1 \times V_{IT},  V_{IL} = 0.9 \times V_{IT}$			40	μs
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	SENSE to RESET or RSTSENSE delay	$V_{DD} \geq 0.8 ~V, ~V_{IH} = 1.1 \times V_{IT}, ~V_{IL} = 0.9 \times V_{IT}$			40	μs
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	PFI to PFO delay	$V_{DD} \geq 0.8 ~V, ~V_{IH} = 1.1 \times V_{IT}, ~V_{IL} = 0.9 \times V_{IT}$			40	μs
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	PFI to PFO delay	$V_{DD} \geq 0.8 ~V, ~V_{IH} = 1.1 \times V_{IT}, ~V_{IL} = 0.9 \times V_{IT}$			300	μs

# TPS3103xxx-EP TPS3106xxx-EP TPS3110xxx-EP



SLVS686-OCTOBER 2006

#### SWITCHING CHARACTERISTICS (continued)

 $R_L$  = 1 MΩ,  $C_L$  = 50 pF, and  $T_A$  = –55°C to 125°C (unless otherwise noted)


	PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PHL</sub>	Propagation delay time, high_to_low-level output	MR to RESET, RSTVDD, RSTSENSE delay	$\begin{array}{l} V_{DD} \geq 1.1 \times V_{IT}, \ V_{IL} = 0.3 \times V_{DD}, \ V_{IH} = 0.7 \times \\ V_{DD} \end{array}$		1	5	μs

#### TIMING REQUIREMENTS

 $R_L$  = 1 MΩ,  $C_L$  = 50 pF, and  $T_A$  = –55°C to 125°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>T(OUT)</sub>	Time-out period	at WDI	$V_{DD} \ge 0.85 \text{ V}$	0.55	1.1	1.65	s
		at V <sub>DD</sub>	$V_{IH} = 1.1 \times V_{IT}, \ V_{IL} = 0.9 \times V_{IT-}, \ V_{IT-} = 0.86 \ V$	20			
		at MR	$V_{DD} \geq V_{IT}$ + 0.2 V, $V_{IL}$ = 0.3 × $V_{DD}$ , $V_{IH}$ = 0.7 × $V_{DD}$	0.1			
t <sub>W</sub>	Pulse width	at SENSE	$V_{DD} \geq V_{IT},  V_{IH} = 1.1 \times V_{IT - (S)},  V_{IL} = 0.9 \times V_{IT - (S)}$	20			μs
		at PFI	$V_{DD} \ge 0.85 \text{ V}, \text{ V}_{IH} = 1.1 \times V_{IT - (S)}, \text{ V}_{IL} = 0.9 \times V_{IT - (S)}$	20			
		at WDI	$V_{DD} \geq V_{IT}, \ V_{IL} = 0.3 \times V_{DD}, \ V_{IH} = 0.7 \times V_{DD}$	0.3			

#### FUNCTIONAL BLOCK DIAGRAMS





### FUNCTIONAL BLOCK DIAGRAMS (continued)




Table 1. TPS3103 FUNCTION TABLE	Table 1.	<b>TPS3103</b>	<b>FUNCTION</b>	TABLE
---------------------------------	----------	----------------	-----------------	-------

MR	V <sub>(PFI)</sub> > 0.551 V	$V_{DD} > V_{IT}$	RESET	PFO
L	0	X <sup>(1)</sup>	L	L
L	1	Х	L	н
н	0	0	L	L
н	0	1	Н	L
н	1	0	L	н
н	1	1	Н	Н

(1) X = Don't care

### TPS3103xxx-EP TPS3106xxx-EP TPS3110xxx-EP SLVS686-OCTOBER 2006

TEXAS INSTRUMENTS www.ti.com

#### Table 2. TPS3106 FUNCTION TABLE

MR	V <sub>(SENSE)</sub> > 0.551 V	$V_{DD} > V_{IT}$	RSTVDD	RSTSENSE
L	X <sup>(1)</sup>	Х	L	L
Н	0	0	L	L
Н	0	1	Н	L
Н	1	0	L	н
Н	1	1	Н	н

(1) X = Don't care

#### Table 3. TPS3110 FUNCTION TABLE<sup>(1)</sup>

MR	V <sub>(SENSE)</sub> > 0.551 V	$V_{DD} > V_{IT}$	RESET
L	X <sup>(2)</sup>	Х	L
Н	0	0	L
Н	0	1	L
Н	1	0	L
Н	1	1	н

(1) Function of watchdog timer not shown
(2) X = Don't care



#### **TIMING DIAGRAMS**




Figure 1. TPS3103 Timing



**TIMING DIAGRAMS (continued)** 




Figure 2. TPS3106 Timing







Figure 3. TPS3110 Timing




#### **TYPICAL CHARACTERISTICS**





### **TYPICAL CHARACTERISTICS (continued)**



Production Data





(1)

#### **APPLICATION INFORMATION**

The TPS31xx family has a quiescent current in the 1- $\mu$ A to 2- $\mu$ A range. When RESET is active, triggered by the voltage monitored at V<sub>DD</sub>, the quiescent current increases to about 20  $\mu$ A (see the Electrical Characteristics).

In some applications, it is necessary to minimize the quiescent current even during the reset period. This is especially true when the voltage of a battery is supervised and the RESET is used to shut down the system or for an early warning. In this case, the reset condition lasts for a longer period of time. The current drawn from the battery should almost be zero, especially when the battery is discharged.

For this kind of application, either the TPS3103 or TPS3106 is a good fit. To minimize current consumption, select a version where the threshold voltage is lower than the voltage monitored at  $V_{DD}$ . The TPS3106 has two reset outputs. One output (RSTVDD) is triggered from the voltage monitored at  $V_{DD}$ . The other output (RSTSENSE) is triggered from the voltage monitored at SENSE. In the application shown in Figure 11, the TPS3106E09 is used to monitor the input voltage of two NiCd or NiMH cells. The threshold voltage ( $V_{(TH)} = 0.86$  V) was chosen as low as possible to ensure that the supply voltage is always higher than the threshold voltage at  $V_{DD}$ . The voltage of the battery is monitored using the SENSE input. The voltage divider was calculated to assert a reset using the RSTSENSE output at 2 × 0.8 V = 1.6 V.

$$R1 = R2 \times \left(\frac{V_{TRIP}}{V_{IT(S)}} - 1\right)$$

where:

 $V_{\text{TRIP}}$  is the voltage of the battery at which a reset is asserted and

 $V_{IT(S)}$  is the threshold voltage at SENSE = 0.551 V.

R1 was chosen for a resistor current in the  $1-\mu A$  range.

With  $V_{TRIP} = 1.6$  V:

 $R1 \approx 1.9 \times R2$ 

R1 = 820 k $\Omega$ , R2 = 430 k $\Omega$ 




Figure 11. Battery Monitoring with 3-µA Supply Current for Device and Resistor Divider



#### **APPLICATION INFORMATION (continued)**

#### Watchdog

The TPS3110 device integrates a watchdog timer that must be periodically triggered by a positive or negative transition of WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval, RESET becomes active for the time period ( $t_D$ ). This event also reinitializes the watchdog timer.

#### Manual Reset (MR)

Many  $\mu$ C-based products require manual-reset capability, allowing an operator or logic circuitry to initiate a reset. Logic low at MR asserts reset. Reset remains asserted while MR is low and for a time period (t<sub>D</sub>) after MR returns high. The input has an internal 100-k $\Omega$  pullup resistor, so it can be left open if it is unused.

Connect a normally open momentary switch from  $\overline{MR}$  to GND to create a manual reset function. External debounce is not required. If  $\overline{MR}$  is driven from long cables or if the device is used in noisy environments, connecting a 0.1- $\mu$ F capacitor from  $\overline{MR}$  to GND provides additional noise immunity.


### PFI, PFO

The TPS3103 has an integrated power-fail input (PFI) comparator with a separate open-drain power-fail output  $(\overline{PFO})$ . The PFI and  $\overline{PFO}$  can be used for low-battery detection, power-fail warning, or for monitoring a power supply other than the main supply.

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The PFI is compared with an internal voltage reference of 0.551 V. If the input voltage falls below the power-fail threshold  $(V_{IT - (S)})$ , the PFO goes low. If it goes above 0.551 V plus approximately 15-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltage above 0.551 V. The sum of both resistors should be approximately 1 M $\Omega$ , to minimize power consumption and to ensure that the current into the PFI pin can be neglected, compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, connect PFI to GND and leave PFO unconnected. For proper operation of the PFI comparator, the supply voltage (V<sub>DD</sub>) must be higher than 0.8 V.

#### SENSE

The voltage at the SENSE input is compared with a reference voltage of 0.551 V. If the voltage at SENSE falls below the sense-threshold ( $V_{IT-(S)}$ ), reset is asserted. On the TPS3106, a dedicated RSTSENSE output is available. On the TPS3110, the logic signal from SENSE is OR-wired with the logic signal from  $V_{DD}$  or MR. An internal timer delays the return of the output to the inactive state, once the voltage at SENSE goes above 0.551 V plus about 15 mV of hysteresis. For proper operation of the SENSE comparator, the supply voltage must be higher than 0.8 V.



 $V_{(NEG_TH)} = 0.551 \text{ V} - \frac{\text{R2}}{\text{R1}} (V_{DD} - 0.551 \text{ V})$ 

(1) Resistor may be integrated in  $\mu$ C.

#### Figure 12. TPS3103 Monitoring a Negative Voltage



#### **APPLICATION INFORMATION (continued)**




Figure 13. TPS3110 in a DSP System Monitoring Both Supply Voltages



31-May-2014

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS3106K33MDBVREP	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AAVM	Samples
V62/06643-07XE	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	AAVM	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




31-May-2014


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal	

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3106K33MDBVREP	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3



# PACKAGE MATERIALS INFORMATION

6-Aug-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3106K33MDBVREP	SOT-23	DBV	6	3000	182.0	182.0	20.0


# **DBV0006A**



# **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.




# **DBV0006A**

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DBV0006A**

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated