

INTEGRATED LDO WITH SWITCHOVER CIRCUIT FOR NOTEBOOK COMPUTERS

FEATURES

- **Wide Input Voltage Range: 4.5 V to 28 V**
- **5-V/3.3-V, 100-mA, LDO Output**
- **Glitch Free Switch Over Circuit**
- **Always-On 3.3-V, 5-mA LDO Output for RTC**
- **250 kHz Clock Output for Charge Pump**
- **Thermal Shutdown (Non-latch)**
- **10Ld QFN (DRC) Package**


APPLICATIONS

- **Notebook Computers**
- **Mobile Digital Consumer Products**

DESCRIPTION

The TPS51103 integrates three LDOs. The 5-V and 3.3-V LDOs are both rated at 100 mA and also include a glitch-free switch-over feature allowing for optimized battery life. An additional 3.3-V LDO is designed to provide an *always on* power output for the real time clock (RTC). The TPS51103 integrates a clock output to use with an external charge pump. The TPS51103 offers an innovative solution for optimizing the complex and multiple power rails typically found in a Notebook Computer. The TPS51103 is available in the 10-pin QFN package and is specified from -40°C to 85°C .

TYPICAL APPLICATION CIRCUIT



UDG-08017



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T_A	PACKAGE	PART NUMBER	TAPE & REEL QUANTITY	ECO-PLAN
–40°C to 85°C	Plastic DRC ⁽¹⁾	TPS51103DRCT	250	Green (RoHS and No Sb/Br)
		TPS51103DRCR	3000	

(1) For the most current package and ordering information, see the *Package Option Addendum* at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

	VALUE	UNIT
Input voltage range ⁽²⁾	V _{IN}	–0.3 to 30
	EN3, EN5, V3IN	–0.3 to 6
	V5IN	–0.3 to 6
	V5IN, (V _{VIN} < 5.7 V)	–0.3 to V _{VIN} + 0.3
Output voltage range ⁽²⁾	VRTC3, VCLK, VREG3, VREG5	–0.3 to 6
Junction temperature, T _J	150	°C
Storage temperature, T _{st}	–55 to 150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground terminal unless otherwise noted.

DISSIPATION RATINGS⁽¹⁾

PACKAGE	POWER RATING BELOW AND AT $T_A = 25^\circ\text{C}$	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 85^\circ\text{C}$ POWER RATING
10-pin DRC	1.256 W	12.6 mW/°C	0.502 W

(1) θ_{JA} (junction to air) for high-K board in still air environment is 80°C/W.

RECOMMENDED OPERATING CONDITIONS

	MIN	TYP	MAX	UNIT
Input voltage range	V _{IN}	4.5	28	V
	EN5, EN3, V3IN	–0.1	5.5	
	V5IN	–0.1	5.5	
	V5IN, (V _{VIN} < 5.5 V)	–0.1	V _{VIN}	
Output voltage range	VCLK, VRTC3, VREG3, VREG5	–0.1	5.5	
Operating free-air temperature, T _A	–40		85	°C


ELECTRICAL CHARACTERISTICS

 over recommended free-air temperature range, $V_{VIN}=12\text{ V}$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I_{VIN}	VIN supply current	I_{VIN} current, $T_A = 25^\circ\text{C}$, No Load, $V_{EN3}=V_{EN5}=5\text{ V}$, $V_{V5IN} = V_{V3IN} = 0\text{ V}$		35	50	μA
$I_{VINSTBY}$	VIN standby current	I_{VIN} current, $T_A = 25^\circ\text{C}$, No Load, $V_{EN3}=V_{EN5}= 0\text{ V}$, $V_{V5IN} = V_{V3IN} = 0\text{ V}$		7	20	μA
VRTC3 OUTPUT						
V_{VRTC3}	VRTC3 output voltage	$I_{VRTC3} = 1\text{ mA}$, $T_A = 25^\circ\text{C}$	3.27	3.32	3.37	V
		$0\text{ A} < I_{VRTC3} < 5\text{ mA}$, $5.5\text{ V} < V_{VIN} < 28\text{ V}$	3.17		3.43	
		$0\text{ A} < I_{VRTC3} < 5\text{ mA}$, $4.5\text{ V} < V_{VIN} \leq 5.5\text{ V}$	3.15		3.43	
I_{VRTC3}	VRTC3 output current	$V_{VRTC3} = 2\text{ V}$	5	10	15	mA
VREG5 OUTPUT						
V_{VREG5}	VREG5 output voltage	$V_{V5IN} = 0\text{ V}$, $I_{VREG5} = 1\text{ mA}$, $T_A = 25^\circ\text{C}$	4.95	5.05	5.15	V
		$V_{V5IN} = 0\text{ V}$, $10\text{ }\mu\text{A} < I_{VREG5} < 100\text{ mA}$, $6.5\text{ V} < V_{VIN} < 28\text{ V}$	4.80		5.20	
		$V_{V5IN} = 0\text{ V}$, $0\text{ A} \leq I_{VREG5} < 50\text{ mA}$, $5.5\text{ V} < V_{VIN} < 28\text{ V}$	4.75		5.25	
$V_{VREG5DO}$	VREG5 drop out voltage	$V_{V5IN} = 0\text{ V}$, $I_{VREG5} = 50\text{ mA}$, $V_{VREG5} = 4.5\text{ V}$		400	750	mV
I_{VREG5}	VREG5 output current	$V_{V5IN} = 0\text{ V}$, $V_{VREG5} = 4.5\text{ V}$	100	160	250	mA
V_{TH5VSW}	Switch overthreshold	Turns on	4.45	4.65	4.80	V
		Hysteresis	25	50	75	mV
R_{5VSW}	5V SW $R_{DS(on)}$	$V_{V5IN} = 5\text{ V}$, $I_{VREG5} = 100\text{ mA}$		1		Ω
T_{d5}	Delay for 5V SW	Turns on		1		ms
VREG3 OUTPUT						
V_{VREG3}	VREG3 output voltage	$V_{V3IN} = 0\text{ V}$, $I_{VREG3} = 1\text{ mA}$, $T_A = 25^\circ\text{C}$	3.23	3.33	3.37	V
		$V_{V3IN} = 0\text{ V}$, $10\text{ }\mu\text{A} < I_{VREG3} < 100\text{ mA}$, $6.5\text{ V} < V_{VIN} < 28\text{ V}$	3.17		3.43	
		$V_{V3IN} = 0\text{ V}$, $0\text{ A} < I_{VREG3} < 50\text{ mA}$, $5.5\text{ V} < V_{VIN} < 28\text{ V}$	3.14		3.47	
		$V_{V3IN} = 0\text{ V}$, $0\text{ A} < I_{VREG3} < 50\text{ mA}$, $4.5\text{ V} < V_{VIN} \leq 5.5\text{ V}$	3.00		3.47	
I_{VREG3}	VREG3 output current	$V_{V3IN} = 0\text{ V}$, $V_{VREG3} = 3\text{ V}$	100	150	250	mA
V_{TH3VSW}	Switchover threshold	Turns on	2.95	3.07	3.17	V
		Hysteresis	20	35	50	mV
R_{3VSW}	3V SW $R_{DS(on)}$	$V_{V3IN} = 3.3\text{ V}$, $I_{VREG5} = 100\text{ mA}$		1.5		Ω
T_{d3}	Delay for 3V SW	Turns on		1		ms
LOGIC THRESHOLD						
V_{THEN}	EN3, EN5 threshold	Enable		1.05	2.0	V
		Shutdown	0.3	0.7		
$I_{EN3,5}$	EN3, EN5 pulldown current	$V_{EN3} = 3\text{ V}$, $V_{EN5} = 3\text{ V}$	0.5	1.5	3.0	μA
VCLK OUTPUT						
f_{VCLK}	Clock frequency	$T_A = 25^\circ\text{C}$	200	250	320	kHz
R_{VCLK}	Driver impedance	V5IN to VCLK, $I_{VCLK} = 10\text{ mA}$		6	15	Ω
		VCLK to GND, $I_{VCLK} = 10\text{ mA}$		4	15	
V_{THV5IN}	V5IN threshold	VCLK on	1.5	2.0	2.5	V
		Hysteresis		0.3		
THERMAL SHUTDOWN						
TSDN	Thermal SDN threshold	Shutdown temperature ⁽¹⁾		150		$^\circ\text{C}$
		Hysteresis ⁽¹⁾		20		

(1) Ensured by design. Not production tested.


**DRC PACKAGE
(Top View)**




TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
EN3	5	I	3.3-V LDO enable input.
EN5	4	I	5-V LDO enable input.
GND	2	–	Ground.
V3IN	6	I	3.3-V switchover power supply input. Switchover occurs 1 ms after this input voltage reaches the threshold voltage.
V5IN	10	I	5-V switchover power supply input. Switchover occurs 1 ms after this input voltage reaches to threshold voltage.
VCLK	1	O	50% duty 250-kHz clock output for charge pump power supply.
VIN	8	I	Power supply input for LDOs.
VREG3	7	O	3.3-V 100 mA LDO output.
VREG5	9	O	5-V 100 mA LDO output.
VRTC3	3	O	3.3-V 5 mA always on LDO output for RTC.

FUNCTIONAL BLOCK DIAGRAM



UDG-08026



UDG-08016

Figure 1. Power Sequencing

DETAILED DESCRIPTION

GENERAL DESCRIPTION

The TPS51103 integrates three LDOs. The VREG5 and VREG3 can each deliver 100 mA of current. The device includes glitch free switch-over circuits which turn off VREG5 and VREG3 LDOs and switch VREG5 and VREG3 to V5IN and V3IN external power inputs respectively when the external high efficiency 5V and 3.3V power rails are available. It improves overall system efficiency and therefore extends battery life. An additional 5-mA VRTC3 LDO is designed to provide an *always on* feature for the real time clock (RTC). A 5-V clock with 50% duty cycle runs at 250 kHz. It can be used as a simple external charge pump driver to generate a 10-V or 15-V low-current voltage rail (see Figure 2). In the notebook application, the 10 V or 15 V created by this circuit could be used to drive an N-channel MOSFET instead of the traditional P-channel MOSFET load switch. The TPS51103 boosts performance and reduce the cost of load switch.

VREG5

When EN5 is asserted high, VREG5 supplies 5 V through an LDO from V_{IN} . Its maximum sourcing current is 100 mA. If EN5 is high and the V5IN voltage becomes higher than 4.65 V, then the VREG5 output is switched over to the V5IN input after a 1-ms delay. In the switched over condition, the LDO is turned off and VREG5 is connected to V5IN through the 1.0- Ω $R_{DS(on)}$ MOSFET switch. When the V5IN voltage becomes lower than 4.6 V, this MOSFET turns off and 5-V LDO is turned back on immediately. A bypass ceramic capacitor is required to stabilize LDO. The recommended value is between 10 μ F and 22 μ F. Place the bypass capacitor close to the VREG5 pin. When EN5 is asserted low, both the 5-V LDO and switchover circuit are turned off.

VREG3

When EN3 is asserted high, VREG3 supplies 3.3 V through an LDO from V_{IN} . Its maximum sourcing current is 100 mA. If EN3 is high and the V3IN voltage becomes higher than 3.07 V, then the VREG3 output is switched over to the V3IN input after a 1-ms delay. In the switched over condition, LDO is turned off and VREG3 is connected to V3IN through the 1.5- Ω $R_{DS(on)}$ MOSFET switch. When the V3IN voltage becomes lower than 3.03 V, this MOSFET turns off and the 3.3-V LDO is turned back on immediately. A bypass ceramic capacitor is needed to stabilize LDO, recommended value is between 10 μ F and 22 μ F. Place the bypass capacitor close to the VREG3 pin. When EN3 is asserted low, both the 3.3-V LDO and the switchover circuit are turned off.

VRTC3

This 3.3-V low-current auxiliary power source is typically used for the system's RTC bias voltage. It is powered on after V_{IN} is applied. A ceramic capacitor with a value between 1 μ F and 2.2 μ F placed close to the VRTC3 pin is needed to stabilize the LDO.

VCLK OUTPUT

When the V5IN voltage becomes higher than 2.0 V, the internal 250-kHz clock turns on and the VCLK pin outputs a 50% duty-cycle clock signal. The voltage swing of VCLK is equal to the GND to V5IN voltage

THERMAL SHUTDOWN

When the device temperature exceeds the internal threshold value (typically 150C) the TPS51103 shuts off the VREG3, VREG5 and VCLK outputs. This is a non-latch protection.

THERMAL DESIGN


The thermal performance greatly depends on the printed circuit board (PCB) layout. The TPS51103 is housed in a thermally-enhanced PowerPAD™ package that has an exposed die pad underneath the body. For improved thermal performance, this die pad must be attached to ground via thermal land on the PCB. This ground trace acts as a heatsink and a heat spreader. For further information regarding the PowerPAD™ package and the recommended board layout, refer to the PowerPAD™ package application note ([SLMA002](#)). This document is available at www.ti.com.

LAYOUT GUIDELINES

Consider the following points before starting the TPS51103 layout design.

- The input bypass capacitor for V_{IN} should be placed as close as possible to the pin with short and wide connection.
- The output capacitors for VREG5, VREG3 and VRTC3 should be placed close to the pins with short and wide connections.
- In order to effectively remove heat from the package, properly prepare the thermal land. Apply solder directly to the package thermal pad. Wide copper traces connected to the thermal land help to dissipate heat. Numerous 0.33 mm diameter vias are connected from the thermal land to the internal and/or solder-side system ground plane(s) can also be used to help dissipation.
- The GND pin, output capacitors for VREG5, VREG3 and VRTC3 should be connected to the internal and/or solder-side system ground plane(s) with multiple vias. Use as many vias as possible to reduce the impedance between them and the system ground plane.

APPLICATION INFORMATION



UDG-08101

Figure 2. Typical Application

TYPICAL CHARACTERISTICS

INPUT CURRENT
vs
INPUT VOLTAGE




Figure 3.

VREG3 LDO OUTPUT VOLTAGE
vs
LDO OUTPUT CURRENT




Figure 4.

VREG5 LDO OUTPUT VOLTAGE
vs
LDO OUTPUT CURRENT




Figure 5.

CHARGE PUMP OUTPUT VOLTAGE
vs
CHARGE PUMP OUTPUT CURRENT




Figure 6.

TYPICAL CHARACTERISTICS (continued)

ALWAYS ON OUTPUT VOLTAGE
vs
ALWAYS ON OUTPUT CURRENT




Figure 7.

VREG5 SWITCHOVER OUTPUT VOLTAGE
vs
VREG5 SWITCHOVER OUTPUT CURRENT




Figure 8.

VREG3 SWITCHOVER OUTPUT VOLTAGE
vs
VREG3 SWITCHOVER OUTPUT CURRENT




Figure 9.

INPUT CURRENT
vs
JUNCTION TEMPERATURE





Figure 10.

TYPICAL CHARACTERISTICS (continued)



TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51103DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51103DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51103DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS51103DRCT	VSON	DRC	10	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

DRC 10

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4204102-3/M

EXAMPLE BOARD LAYOUT


DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218878/B 07/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.