

2A/3A Dual Channel Synchronous Step-Down Switcher with Integrated FET

Check for Samples: TPS542951

FEATURES

- D-CAP2[™] Control Mode
 - Fast Transient Response
 - No External Parts Required For Loop Compensation
 - Compatible with Ceramic Output Capacitors
- Wide Input Voltage Range : 4.5 V to 18 V
- Output Voltage Range : 0.76V to 7.0V
- Highly Efficient Integrated FETs Optimized for Low Duty Cycle Applications
 - 150 m Ω (High Side) and 100 m Ω (Low Side)
- **High Initial Reference Accuracy**
- Supports Constant 2 A CH1 and 3 A CH2 Load . Current
- Low-Side r_{DS(on)} Loss-Less Current Sensing
- **Adjustable Soft Start**
- **Non-Sinking Pre-Biased Soft Start**
- 700 kHz Switching Frequency
- Cycle-by-Cycle Over-Current Limit Control
- **OCL/UVLO/TSD Protections**
- **Hiccup Timer for Overload Protection**
- Adaptive Gate Drivers with Integrated Boost PMOS Switch
- **OCP Constant Due To Thermally Compensated** r_{DS(on)} with 4000ppm/°C
- 16-Pin HTSSOP, 16-Pin VQFN
- Auto-Skip Eco-mode[™] for High Efficiency at Light Load


APPLICATIONS


- Point-of-Load Regulation in Low Power Systems for Wide Range of Applications
 - **Digital TV Power Supply**
 - **Networking Home Terminal** _
 - **Digital Set Top Box (STB)**
 - **DVD Player/Recorder**
 - Gaming Consoles and Other

DESCRIPTION

The TPS542951 is a dual, adaptive on-time D-CAP2[™] mode synchronous buck converter. The TPS542951 enables system designers to complete the suite of various end equipment's power bus regulators with a cost effective, low component count, and low standby current solution. The main control loops of the TPS542951 use the D-CAP2™ mode control which provides a very fast transient response with no external compensation components. The adaptive on-time control supports seamless transition between PWM mode at higher load conditions and Eco-mode[™] operation at light loads. Eco-mode[™] allows the TPS542951 to maintain high efficiency during lighter load conditions. The TPS542951 is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR, ceramic capacitors. The device provides convenient and efficient operation with input voltages from 4.5V to 18V.

The TPS542951 is available in a 4.4mm × 5.0mm 16 pin TSSOP (PWP) package, and 4mm x 4mm 16 pin VQFN (RSA) package, and is specified for an ambient temperature range from -40°C to 85°C.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. D-CAP2. Eco-mode. PowerPAD are trademarks of Texas Instruments.

TPS542951



www.ti.com

SLVSBI4B-JULY 2012-REVISED OCTOBER 2013



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

| T _A | PACKAGE ⁽²⁾ (3) | ORDERING PART NUMBER | PINS | OUTPUT SUPPLY | | | |
|----------------|----------------------------|----------------------|------|---------------|--|--|--|
| -40°C to 85°C | PWP | TPS542951PWPR | 16 | Tape-and-Reel | | | |
| | PVVP | TPS542951PWP | 10 | Tube | | | |
| | | TPS542951RSAR | 16 | Tono and Dool | | | |
| | RSA | TPS542951RSAT | 10 | Tape-and-Reel | | | |

ORDERING INFORMATION⁽¹⁾

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) All packaging options have Cu NIPDAU lead/ball finish.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

| | | | VALUE | UNIT |
|-------------------------|----------------------------|-------------------------------|-------------|------|
| | | VIN1, VIN2, EN1, EN2 | -0.3 to 20 | |
| | | VBST1, VBST2 | -0.3 to 26 | |
| | | VBST1, VBST2 (10ns transient) | -0.3 to 28 | |
| | Input voltage range | VBST1-SW1, VBST2-SW2 | -0.3 to 6.5 | V |
| | VFB1, VFB2 | -0.3 to 6.5 | | |
| | SW1, SW2 | -2 to 20 | | |
| | SW1, SW2 (10ns transient) | -3 to 22 | | |
| | | VREG5, SS1, SS2 | -0.3 to 6.5 | |
| | Output voltage range | PGND1, PGND2 | -0.3 to 0.3 | V |
| | | Human Body Model (HBM) | 2 | kV |
| Electrostatic discharge | Charged Device Model (CDM) | 500 | V | |
| T _A | Operating ambient tempe | -40 to 85 | °C | |
| T _{STG} | Storage temperature ran | -55 to 150 | °C | |
| TJ | Junction temperature ran | ige | -40 to 150 | °C |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to IC GND terminal.

THERMAL INFORMATION

| | | | TPS542951 | | |
|-------------------------|--|---------------|---------------|-------|--|
| | | PWP (16) PINS | RSA (16) PINS | UNITS | |
| θ_{JA} | Junction-to-ambient thermal resistance | 47.5 | 34.9 | | |
| θ_{JCtop} | Junction-to-case (top) thermal resistance | 27.1 | 40.0 | | |
| θ_{JB} | Junction-to-board thermal resistance | 20.8 | 11.8 | °C/M | |
| Ψ_{JT} | Junction-to-top characterization parameter | 1.0 | 0.7 | °C/W | |
| ΨJB | Junction-to-board characterization parameter | 20.6 | 11.8 | | |
| θ_{JCbot} | Junction-to-case (bottom) thermal resistance | 2.7 | .3.3 | | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



SLVSBI4B - JULY 2012 - REVISED OCTOBER 2013

www.ti.com

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

| | | | VALU | VALUES | |
|----------------|--------------------------------|-------------------------------|------|---------|----|
| | | | MIN | MIN MAX | |
| | Supply input voltage range | VIN1, VIN2 | 4.5 | 18 | V |
| | Input voltage range | VBST1, VBST2 | -0.1 | 24 | |
| | | VBST1, VBST2 (10ns transient) | -0.1 | 27 | |
| | | VBST1-SW1, VBST2-SW2 | -0.1 | 5.7 | |
| | | VFB1, VFB2 | -0.1 | 5.7 | V |
| | | EN1, EN2 | -0.1 | 18 | |
| | | SW1, SW2 | -1.0 | 18 | |
| | | SW1, SW2 (10ns transient) | -3 | 21 | |
| | | VREG5, SS1, SS2 | -0.1 | 5.7 | |
| | Output voltage range | PGND1, PGND2 | -0.1 | 0.1 | V |
| T _A | Operating free-air temperatur | re | -40 | 85 | °C |
| TJ | Operating Junction Temperation | ture | -40 | 150 | °C |

ELECTRICAL CHARACTERISTICS⁽¹⁾

over recommended free-air temperature range, VIN = 12 V (unless otherwise noted)

| | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|--|---|------|------|------|--------|
| SUPPLY C | URRENT | | | | | |
| I _{IN} | VIN supply current | T _A = 25°C, EN1 = EN2 = 5 V, VFB1 = VFB2 = 0.8 V | | 1300 | 2000 | μA |
| I _{VINSDN} | VIN shutdown current | T _A = 25°C, | | 80 | 150 | μΑ |
| FEEDBAC | K VOLTAGE | | | | | |
| V _{VFBTHLx} | VFBx threshold voltage | T _A = 25°C, CH1 = 3.3 V, CH2 = 1.5 V | 758 | 765 | 773 | mV |
| TC _{VFBx} | Temperature coefficient | On the basis of 25°C ⁽²⁾ | -115 | | 115 | ppm/°C |
| I _{VFBx} | VFBx Input Current | VFBx = 0.8 V, T _A = 25°C | -0.4 | 0.2 | 0.4 | μA |
| VREG5 OU | ITPUT | | | | | |
| V _{VREG5} | VREG5 output voltage | $T_A = 25^{\circ}C$, 6 V < VIN1 < 18 V, $I_{VREG} = 5 \text{ mA}$ | | 5.5 | | V |
| I _{VREG5} | Output current | VIN1 = 6 V, VREG5 = 4.0 V, $T_A = 25^{\circ}C^{(2)}$ | 75 | | | mA |
| MOSFETs | | | | | | |
| r _{DS(on)H} | High side switch resistance | $T_A = 25^{\circ}C$, VBSTx-SWx = 5.5 V ⁽²⁾ | | 150 | | mΩ |
| r _{DS(on)L} | Low side switch resistance | $T_{A} = 25^{\circ}C^{(2)}$ | 100 | | | mΩ |
| | IMER CONTROL | | | | | |
| T _{ON1} | SW1 On Time | SW1 = 12 V, VO1 = 1.2 V | | 165 | | ns |
| T _{ON2} | SW2 On Time | SW2 = 12 V, VO2 = 1.2 V | | 165 | | ns |
| T _{OFF1} | SW1 Min off time | $T_A = 25^{\circ}C, VFB1 = 0.7 V^{(2)}$ | | 220 | | ns |
| T _{OFF2} | SW2 Min off time | $T_A = 25^{\circ}C, VFB2 = 0.7 V^{(2)}$ | | 220 | | ns |
| SOFT STA | RT | · · · · · · · · · · · · · · · · · · · | • | | | |
| I _{SSC} | SSx charge current | VSSx = 0.5 V, T _A = 25°C, | -8.4 | -8.0 | -7.6 | μA |
| | | On the basis of 25°C, PWP ⁽²⁾ | -4 | | 3 | nA/°C |
| TCISSC | I _{SSC} temperature coefficient | On the basis of 25°C, RSA ⁽²⁾ | -4 | | 5 | nA/°C |
| I _{SSD} | SSx discharge current | VSSx = 0.5 V | 3 | 7 | 10 | mA |

(1) x means either 1 or 2, that is, VFBx means VFB1 or VFB2.

(2) Specified by design. Not production tested.

SLVSBI4B-JULY 2012-REVISED OCTOBER 2013

INSTRUMENTS

ÈXAS

www.ti.com

ELECTRICAL CHARACTERISTICS⁽¹⁾ (continued)

over recommended free-air temperature range, VIN = 12 V (unless otherwise noted)

| PARAMETER | | CONDITIONS | MIN | TYP | MAX | UNIT | |
|---------------------|-------------------------------|---|-------|-------|-------|------|--|
| UVLO | | | | | | | |
| M | VPECE UV/LO threshold | VREG5 rising | | 3.83 | | V | |
| V _{UVREG5} | VREG5 UVLO threshold | Hysteresis | | 0.6 | | v | |
| LOGIC THF | ESHOLDs | | | | | | |
| V _{ENxH} | ENx H-level threshold voltage | | 2.0 | | | V | |
| V _{ENxL} | ENx L-level threshold voltage | | | | 0.4 | V | |
| R _{ENx_IN} | ENx input resistance | ENx = 12V | 225 | 450 | 900 | kΩ | |
| CURRENT | LIMITs | | | | | | |
| I _{OCL1} | CH1 Current limit | L _{OUT1} = 2.2 μH ⁽³⁾ | 2.7 | 3.9 | 4.5 | А | |
| I _{OCL2} | CH1 Current limit | $L_{OUT2} = 1.5 \ \mu H^{(3)}$ | 3.5 | 4.7 | 5.4 | Α | |
| OUTPUT U | NDERVOLTAGE AND OVERVOLTAGE | E PROTECTION (UVP, OVP) | | | | | |
| V _{UVP} | Output UVP trip threshold | measured on VFBx | 63% | 68% | 73% | | |
| T _{UVPDEL} | Output UVP delay time | | | 1.5 | | ms | |
| T _{UVPEN} | Output UVP enable delay | UVP enable delay / softstart time | x 1.4 | x 1.7 | x 2.0 | | |
| | SHUTDOWN | | | | | | |
| - | | Shutdown temperature ⁽³⁾ | | 155 | | ••• | |
| T _{SD} | Thermal shutdown threshold | Hysteresis ⁽³⁾ | | 25 | | °C | |

(3) Specified by design. Not production tested.

4 Submit Documentation Feedback


Copyright © 2012–2013, Texas Instruments Incorporated




SLVSBI4B - JULY 2012 - REVISED OCTOBER 2013

www.ti.com

DEVICE INFORMATION





PIN FUNCTIONS⁽¹⁾

| PIN | | | | | | |
|--|--------------|--------------|--|--|--|--|
| | NUMBER | | I/O | DESCRIPTION | | |
| NAME | PWP | RSA | | | | |
| NAME NUMBER I/O PWP RSA VIN1 1 3 I Power inputs and Supply Input for 5 VIN2 16 2 I Power inputs and Supply Input for 5 | | | Power inputs and connects to both high side NFET drains. | | | |
| VIN2 | 16 | 2 | | Supply Input for 5.5V linear regulator. | | |
| VBST1 | 2 | 4 | | Supply input for high-side NFET gate drive circuit. Connect 0.1µF ceramic capacitor | | |
| VBST2 | 15 | 1 | I | between VBSTx and SWx pins. An internal diode is connected between VREG5 and VBSTx | | |
| SW1 | 3 | 5 | - 1/0 | Switch node connections for both the high-side NFETs and low-side NFETs. Input of | | |
| SW2 | 14 | 16 | 1/0 | current comparator. | | |
| PGND1 | 4 | 6 | - I/O | Cround returns for low side MOSEETs, Input of surrent comparator | | |
| PGND2 | 13 | 15 | 1/0 | Ground returns for low-side MOSFETs. Input of current comparator. | | |
| EN1 | 5 | 7 | 7 | Enable Dull Lligh to enable eccentrics converter | | |
| EN2 | 12 | 14 | I | Enable. Pull High to enable according converter. | | |
| PG1 | 6 | — | 0 | Open drain power good outputs. Low indicates the corresponding output voltage is out of | | |
| PG2 | 11 | — | 0 | regulation. | | |
| SS1 | _ | 8 | - 0 | Soft-Start Programming Pin. Connect Capacitor from SSx pin to GND to program Soft- | | |
| SS2 | _ | 13 | 0 | Start time. | | |
| VFB1 | 7 | 9 | | D CAD2 feedback insults. Consect to outsult valtage with register divider | | |
| VFB2 | 10 | 12 | I | D-CAP2 feedback inputs. Connect to output voltage with resistor divider. | | |
| GND | 8 | 10 | I/O | Signal GND. Connect sensitive VFBx returns to GND at a single point. | | |
| VREG5 | 9 | 11 | 0 | Output of 5.5V linear regulator. Bypass to GND with a high-quality ceramic capacitor of at least 1.0 μ F. VREG5 is active when VIN1 is high. | | |
| PowerPAD™ | Back side | Back side | I/O | Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND. | | |


(1) x means either 1 or 2, that is, VFBx means VFB1 or VFB2.

SLVSBI4B-JULY 2012-REVISED OCTOBER 2013

www.ti.com

Texas Instruments

FUNCTIONAL BLOCK DIAGRAM





OVERVIEW

The TPS542951 is a 2A/3A dual synchronous step-down (buck) converter with two integrated N-channel MOSFETs for each channel. It operates using D-CAP2[™] control mode. The fast transient response of D-CAP2[™] control reduces the required output capacitance to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

DETAILED DESCRIPTION

PWM Operation

The main control loop of the TPS542951 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2[™] control mode. D-CAP2[™] control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off when the internal timer expires. This timer is set by the converter's input voltage, VINx, and the output voltage, VOx, to maintain a pseudo-fixed frequency over the input voltage range hence it is called adaptive on-time control. The timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the nominal output voltage. An internal ramp is added to the reference voltage to simulate output voltage ripple, eliminating the need for ESR induced output ripple from D-CAP[™] control.

PWM Frequency and Adaptive On-Time Control

TPS542951 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS542951 runs with a pseudo-fixed frequency of 700 kHz by using the input voltage and output voltage to set the on-time timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is VOx/VINx, the frequency is constant.

Auto-Skip Eco-mode[™] Control

The TPS542951 is designed with Auto-Skip Eco-modeTM to increase light load efficiency. As the output current decreases from heavy load condition, the inductor current also reduces and eventually comes to the point where its ripple valley touches the zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when zero inductor current is detected. As the load current further decreases the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode because it takes longer to discharge the output capacitor with smaller load current to the nominal output voltage. The transition point to the light load operation $I_{Ox(LL)}$ current can be estimated with Equation 1 with 700-kHz used as f_{SW} .

$$I_{Ox(LL)} = \frac{1}{2 \times L1x \times f_{SW}} \times \frac{(V_{INx} - V_{Ox}) \times V_{Ox}}{V_{INx}}$$
(1)

Soft Start and Pre-Biased Soft Start

The soft start time is adjustable. When the ENx pin becomes high, $8-\mu$ A current begins charging the capacitor which is connected from the SSx pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 2. VFBx voltage is 0.765-V and SSx pin source current is $8-\mu$ A.

$$T_{SS}(ms) = \frac{C4x(nF) \times VFBx(V)}{I_{SS}(\mu A)} = \frac{C4x(nF) \times 0.765 V}{8 \mu A}$$
(2)

The TPS542951 contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than internal feedback voltage VFBx), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-biased output, and ensures that the output voltage (VOx) starts and ramps up smoothly into regulation from pre-biased startup to normal mode operation.

Copyright © 2012–2013, Texas Instruments Incorporated



Current Sensing and Over-Current Protection

The output over-current protection (OCP) is implemented using a cycle-by-cycle valley detection control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SWx and PGNDx pins. This voltage is proportional to the switch current and the on-resistance of the FET. To improve the measurement accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by VINx, VOx, the on-time and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{Ox} . If the sensed voltage on the low-side FET is above the voltage proportional to the current limit, the converter keeps the low-side switch on until the measured voltage falls below the voltage corresponding to the current limit and a new switching cycle begins. In subsequent switching cycles, the on-time is set to the value determined for CCM and the current is monitored in the same manner.

Important considerations for this type of over-current protection: The load current is one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. When the over current condition is removed, the output voltage returns to the regulated value. This protection is non-latching.

Undervoltage Protection and Hiccup Mode

Hiccup mode of operation protects the power supply from being damaged during an over-current fault condition. If the OCL comparator circuit detects an over-current event the output voltage falls. When the feedback voltage falls below 68% of the reference voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After counting UVP delay time, the TPS542951 shuts off the power supply for a given time (7x UVP Enable Delay Time) and then tries to re-start the power supply. If the over-load condition has been removed, the power supply starts and operates normally; otherwise, the TPS542951 detects another over-current event and shuts off the power supply again, repeating the previous cycle. Excess heat due to overload lasts for only a short duration in the hiccup cycle, therefore the junction temperature of the power device is much lower.

UVLO Protection

Under-voltage lock out protection (UVLO) monitors the voltage of the V_{REG5} pin. When the V_{REG5} voltage is lower than the UVLO threshold, the TPS542951 shuts down. As soon as the voltage increases above the UVLO threshold, the converter starts again.

Thermal Shutdown

TPS542951 monitors its temperature. If the temperature exceeds the threshold value (typically 155°C), the device shuts down. When the temperature falls below the threshold, the IC starts again.

When VIN1 starts up and VREG5 output voltage is below its nominal value, the thermal shutdown threshold is lower than 155°C. As long as VIN1 rises, T_J must be kept below 110°C.



SLVSBI4B-JULY 2012-REVISED OCTOBER 2013






Figure 6. VO1 = 3.3V Output Voltage vs Input Voltage

1.55

1.54

SLVSBI4B-JULY 2012-REVISED OCTOBER 2013

www.ti.com



50.0mV Ω Bw 1.0A Ω Bw

Ch1 Ch3





Figure 7. VO2 = 1.5V Output Voltage vs Input Voltage






Figure 8. VO1 = 3.3V, 0A to 4A Load Transient Response

M 100µs 5.0MS/s A Ch3 ≠ 1.02A

200ns/pt

100 μs/div

lout(1A/div)




Figure 12. VO1 = 3.3V, Efficiency vs Output Current






SLVSBI4B-JULY 2012-REVISED OCTOBER 2013

TYPICAL CHARACTERISTICS (continued)


One output is enabled unless otherwise noted. $V_{IN} = VIN1$ or VIN2. $V_{INx} = 12$ V, $T_A = 25^{\circ}C$ (unless otherwise noted).



TEXAS INSTRUMENTS



www.ti.com





SLVSBI4B – JULY 2012 – REVISED OCTOBER 2013

DESIGN GUIDE

Step By Step Design Procedure

To begin the design process, you must know a few application parameters:

- Input voltage range
- Output voltage
- Output current

In all formulas x is used to indicate that they are valid for both converters. For the calculations the estimated switching frequency of 700 kHz is used.




Figure 24. Schematic Diagram for the Design Example

Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFBx pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 3 to calculate V_{Ox} .

To improve the efficiency at very light loads consider using larger value resistors, but too high resistance values will be more susceptible to noise and voltage errors due to the VFBx input current will be more noticeable.

$$V_{Ox} = 0.765 V \times \left(1 + \frac{R1x}{R2x}\right)$$

Output Filter Selection

The output filter used with the TPS542951 is an LC circuit. This LC filter has double pole at:

$$F_{\rm P} = \frac{1}{2\pi\sqrt{L1x \times C1x}} \tag{4}$$

(3)



SLVSBI4B-JULY 2012-REVISED OCTOBER 2013

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS542951. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. D-CAP2TM introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 4 is located below the high frequency zero but close enough that the phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 1.

| Output Voltage (V) | R1x (kΩ) | R2x (kΩ) | Cffx (pF) | L1x (µH) | C2x (µF) |
|--------------------|----------|----------|-----------|-----------|----------|
| 1 | 6.81 | 22.1 | | 1.5 - 2.2 | 20 - 68 |
| 1.05 | 8.25 | 22.1 | | 1.5 - 2.2 | 20 - 68 |
| 1.2 | 12.7 | 22.1 | | 1.5 - 2.2 | 20 - 68 |
| 1.5 | 21.5 | 22.1 | | 1.5 - 2.2 | 20 - 68 |
| 1.8 | 30.1 | 22.1 | 5 - 22 | 2.2 - 3.3 | 20 - 68 |
| 2.5 | 49.9 | 22.1 | 5 - 22 | 2.2 - 3.3 | 20 - 68 |
| 3.3 | 73.2 | 22.1 | 5 - 22 | 2.2 - 3.3 | 20 - 68 |
| 5 | 124 | 22.1 | 5 - 22 | 4.7 | 20 - 68 |
| 6.5 | 165 | 22.1 | 5-22 | 4.7 | 20 - 68 |

| Table 1. Recommended Component Values |
|---------------------------------------|
|---------------------------------------|

For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (Cffx) in parallel with R1x.

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 5, Equation 6 and Equation 7. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

For the calculations, use 700 kHz as the switching frequency, f_{SW} . Make sure the chosen inductor is rated for the peak current of Equation 6 and the RMS current of Equation 7.

$$\Delta I_{L1x} = \frac{V_{Ox}}{V_{INx(MAX)}} \times \frac{V_{INx(MAX)} - V_{Ox}}{L1x \times f_{SW}}$$

$$I_{L1xpeak} = I_{Ox} + \frac{\Delta I_{L1x}}{L}$$
(5)

(6)
$$I_{L1x(RMS)} = \sqrt{I_{Ox}^2 + \frac{1}{12}\Delta I_{L1x}^2}$$
(7)

For the above design example, the calculated peak current is 2.78 A and the calculated RMS current is 2.05 A for VO1. The inductor used is a TDK CLF7045T-2R2N with a rated current of 5.5A based on the inductance change, and of 4.3A based on the temperature rise.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS542951 is intended for use with ceramic or other low ESR capacitors. The recommended value range is from 20μ F to 68μ F. Use Equation 8 to determine the required RMS current rating for the output capacitor(s).

$$I_{C2x(RMS)} = \frac{V_{Ox} \times (V_{INx} - V_{Ox})}{\sqrt{12} \times V_{INx} \times L1x \times f_{SW}}$$
(8)

For this design two TDK C3216X5R0J226M 22 μ F output capacitors are used. The typical ESR is 2 m Ω each. The calculated RMS current is 0.488A and each output capacitor is rated for 4A.

Input Capacitor Selection

The TPS542951 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor of or above 10μ F is recommended for the decoupling capacitor. Additionally, 0.1 μ F ceramic capacitors from pin 1 and Pin 16 to ground are recommended to improve the stability and reduce the SWx node overshoots. The capacitors voltage rating needs to be greater than the maximum input voltage.



Bootstrap Capacitor Selection

A 0.1 µF ceramic capacitors must be connected between the VBSTx and SWx pins for proper operation. It is recommended to use ceramic capacitors with a dielectric of X5R or better.

VREG5 Capacitor Selection

A 1 μ F ceramic capacitor must be connected between the VREG5 and GND pins for proper operation. It is recommended to use a ceramic capacitor with a dielectric of X5R or better.

Thermal Information

This 16-pin PWP package incorporates an exposed thermal pad. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB is used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating abilities, refer to the Technical Brief, *PowerPAD™ Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD™ Made Easy*, Texas Instruments Literature No. SLMA004.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Figure 25. Thermal Pad Dimensions

Layout Considerations


- 1. Keep the input current loop as small as possible. And avoid the input switching current through the thermal pad.
- 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions.
- 3. Keep analog and non-switching components away from switching components.
- 4. Make a single point connection from the signal ground to power ground.
- 5. Do not allow switching currents to flow under the device.
- 6. Keep the pattern lines for VINx and PGNDx broad.
- 7. Exposed pad of device must be soldered to PGND.
- 8. VREG5 capacitor should be placed near the device, and connected to GND.
- 9. Output capacitors should be connected with a broad pattern to the PGND.
- 10. Voltage feedback loops should be as short as possible, and preferably with ground shields.
- 11. Kelvin connections should be brought from the output to the feedback pin of the device.

TEXAS INSTRUMENTS

www.ti.com

SLVSBI4B – JULY 2012 – REVISED OCTOBER 2013

- 12. Providing sufficient vias is preferable for VIN, SW and PGND connections.
- 13. PCB pattern for VIN, SW, and PGND should be as broad as possible.
- 14. VIN Capacitor should be placed as near as possible to the device.




○ Via to GND Plane

- Blue parts can be placed on the bottom side
- Connect the SWx pins through another layer with the inductor (yellow line)

Figure 26. TPS542951 Layout

Texas

INSTRUMENTS





REVISION HISTORY

| Inges from Original (July 2012) to Revision A Pa | age |
|--|--|
| Changed Feature From: 16-Pin HTSSOP To: 16-Pin HTSSOP, 16-Pin VQFN | . 1 |
| Added 16-pin VQFN (RSA) package to the Description text | . 1 |
| Added RSA -16 pin to the Ordering Information table | . 2 |
| Added RSA values to I _{ssc} temperature coefficient | . 3 |
| Added the RSA 16 - Package to the Device Information section | . 5 |
| Added Figure 27 | 17 |
| | Changed Feature From: 16-Pin HTSSOP To: 16-Pin HTSSOP, 16-Pin VQFN Added 16-pin VQFN (RSA) package to the Description text Added RSA -16 pin to the Ordering Information table Added RSA values to I _{SSC} temperature coefficient |

| Changes from | Revision A | A (April | 2013) to | o Revision | В |
|--------------|-------------------|----------|----------|------------|---|
| | | | | | |

| • | Deleted VO1 and VO2 from the RECOMMENDED OPERATING CONDITIONS table | 3 |
|---|--|---|
| • | Changed the GND pin description From: Connect sensitive SSx and VFBx returns to GND at a single point. To: | |
| | Connect sensitive VFBx returns to GND at a single point. | 5 |

Copyright © 2012–2013, Texas Instruments Incorporated

www.ti.com

Page



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| TPS542951PWP | ACTIVE | HTSSOP | PWP | 16 | 90 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | S542951 | Samples |
| TPS542951PWPR | ACTIVE | HTSSOP | PWP | 16 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | S542951 | Samples |
| TPS542951RSAR | ACTIVE | QFN | RSA | 16 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | TPS 542951 | Samples |
| TPS542951RSAT | ACTIVE | QFN | RSA | 16 | 250 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | TPS 542951 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| All dimensions are nominal | | | | | | | | | | | | |
|----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| TPS542951PWPR | HTSSOP | PWP | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TPS542951RSAR | QFN | RSA | 16 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| TPS542951RSAT | QFN | RSA | 16 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

12-Feb-2019



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS542951PWPR | HTSSOP | PWP | 16 | 2000 | 350.0 | 350.0 | 43.0 |
| TPS542951RSAR | QFN | RSA | 16 | 3000 | 367.0 | 367.0 | 35.0 |
| TPS542951RSAT | QFN | RSA | 16 | 250 | 210.0 | 185.0 | 35.0 |


MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.






A. All linear dimensions are in millimeters



RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- $\mathsf{F}.$ Customers should contact their board fabrication site for solder mask tolerances.



GENERIC PACKAGE VIEW

PWP 16

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




PWP0016C



PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




PWP0016C

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




PWP0016C

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated